Multi-threshold transistors cell for low voltage integrated temperature sensing application in digital deep submicron process by Lee, Sheng Huang
Graduate Theses and Dissertations Iowa State University Capstones, Theses andDissertations
2011
Multi-threshold transistors cell for low voltage
integrated temperature sensing application in digital
deep submicron process
Sheng Huang Lee
Iowa State University
Follow this and additional works at: https://lib.dr.iastate.edu/etd
Part of the Electrical and Computer Engineering Commons
This Thesis is brought to you for free and open access by the Iowa State University Capstones, Theses and Dissertations at Iowa State University Digital
Repository. It has been accepted for inclusion in Graduate Theses and Dissertations by an authorized administrator of Iowa State University Digital
Repository. For more information, please contact digirep@iastate.edu.
Recommended Citation
Lee, Sheng Huang, "Multi-threshold transistors cell for low voltage integrated temperature sensing application in digital deep
submicron process" (2011). Graduate Theses and Dissertations. 10253.
https://lib.dr.iastate.edu/etd/10253
 Multi-threshold transistors cell for low voltage integrated temperature sensing 
application in digital deep submicron process 
 
by 
 
Sheng Huang Lee 
 
A thesis submitted to the graduate faculty 
in partial fulfillment of the requirements for the degree of 
MASTER OF SCIENCE 
 
Major: Electrical Engineering 
 
Program of Study Committee 
Randall L. Geiger, Major Professor 
Degang Chen 
Sumit Chaudhary 
 
 
Iowa State University 
Ames, Iowa 
2011 
Copyright © Sheng Huang Lee, 2011.  All rights reserved.
ii 
 
TABLE OF CONTENTS 
LIST OF FIGURES .......................................................................................................................v 
LIST OF TABLES ....................................................................................................................... ix 
ABSTRACT ..................................................................................................................................x 
CHAPTER 1 INTRODUCTION ..................................................................................................1 
1.1 Thesis Outline .............................................................................................................6 
CHAPTER 2 ANALYSIS OF CMOS REFERENCE GENERATOR AND SYNTHESIS OF 
REVERSE WIDLAR TEMPERATURE SENSOR .............................................................................8 
2.1 Introduction .................................................................................................................8 
2.2 CMOS Reference Generator .......................................................................................8 
2.3 Threshold Extraction Circuit .....................................................................................14 
2.4 Startup Issue ..............................................................................................................18 
2.5 Design of a P-type Reverse Widlar Temperature Sensor ..........................................24 
2.5.1 Simulation Results .............................................................................................25 
2.6 Conclusion .................................................................................................................32 
APPENDIX 2A  POWER SUPPLY EFFECTS ON INTEGRATED TEMPERATURE 
SENSORS ...................................................................................................................................34 
APPENDIX 2B  NOISE ANALYSIS ON REVERSE WIDLAR TEMPERATURE SENSOR ............42 
Frequency-Dependent Noise Characterization of Reverse Widlar Sensor ..........................48 
iii 
 
Analytical and Simulation Results of N-Type Reverse Widlar Temperature Sensor ..........62 
CHAPTER 3 MULTI-THRESHOLD TRANSISTORS CELL FOR LOW VOLTAGE 
TEMPERATURE SENSING APPLICATIONS ................................................................................65 
3.1 Abstract .....................................................................................................................65 
3.2 Introduction ...............................................................................................................66 
3.3 Threshold Voltage Reference Circuit ........................................................................68 
3.4 Circuit Architecture Transfer Characteristics ...........................................................68 
3.4.1 Single Threshold Voltage ..................................................................................72 
3.4.2 Dual Threshold Voltage .....................................................................................73 
3.5 Threshold Voltage Referenced Output ......................................................................74 
3.6 Design for High Temperature Sensing Applications ................................................75 
3.6.1 Devices Sizing Strategy .....................................................................................76 
3.6.2 4-transistors N-Type Temperature Sensor .........................................................77 
3.6.3 Cascode N-Type Temperature Sensor ...............................................................79 
3.7 Conclusions ...............................................................................................................82 
APPENDIX 3A  POWER SUPPLY EFFECTS ON INTEGRATED MULTI-VT 
TEMPERATURE SENSORS .........................................................................................................84 
Basis Multi-VT Temperature Sensor Analysis ....................................................................84 
Cascoded Multi-VT Temperature Sensor Analysis .............................................................90 
APPENDIX 3B NOISE ANALYSIS ON MULTI-VT TEMPERATURE SENSOR ..........................94 
iv 
 
Frequency-Dependent Noise Characterization of Multi-VT Temperature Sensor ..............94 
Analytical and Simulation Results of Multi-VT 4T Temperature Sensor .........................104 
CHAPTER 4 FULL DESIGN OF CASCODE MULTI-VT THRESHOLD BASED 
TEMPERATURE SENSOR ........................................................................................................107 
4.1 Introduction .............................................................................................................107 
4.2 Design of a Cascode Temperature Sensor...............................................................107 
4.3 Simulation Results...................................................................................................110 
4.3.1 Comparison with recent integrated temperature sensors1 ................................115 
4.4 Conclusion ...............................................................................................................116 
APPENDIX 4  CASCODE SELF-BIASING DC LOOP TEST ...................................................117 
Contraction Mapping Principle ..........................................................................................118 
Circuit Loop Analysis ........................................................................................................119 
Domain Contraction Mapping ...........................................................................................121 
Simulation Results .............................................................................................................125 
CHAPTER 5 CONCLUSIONS AND FUTURE WORK ..............................................................131 
ACKNOWLEDGEMENTS ..........................................................................................................134 
BIBLIOGRAPHY ......................................................................................................................135 
 
v 
 
LIST OF FIGURES 
Figure 1-1: SOC consumer stationary performance trends1 (ITRS Update 2010). [2] ..............2 
Figure 1-2: SOC consumer stationary power consumption trends (ITRS Update 2010) 
[2] ...............................................................................................................................................4 
Figure 1-3: ITRS-iNEMI System-to-Chip Power Comparison Trends (ITRS) [2] ...................5 
Figure 2-1: Generator circuit based upon Widlar Current Mirror .............................................8 
Figure 2-2: VDD-independent Bias Generators a) Widlar, b) Widlar with diode 
connected transistor, c) Reverse Widlar, d) Reverse Widlar with diode connected 
transistor (start-up circuits not shown) ....................................................................................13 
Figure 2-3: Reverse-Widlar Threshold Extraction Circuit ......................................................14 
Figure 2-4: Cascade of n-channel/p-channel input inverters with source degradation 
transistor ...................................................................................................................................19 
Figure 2-5: General transfer characteristics of an inverter ......................................................20 
Figure 2-6: General transfer characteristics of 2 inverters pair ...............................................20 
Figure 2-7: Transfer characteristics of a CMOS reference generator where start-up 
circuit preserves characteristics in region of desirable stable equilibrium point. ....................21 
Figure 2-8: Parameter variations effect on transfer characteristics of a CMOS reference 
generator with start-up circuit ..................................................................................................22 
Figure 2-9: Circuit with startup transistor M6 ..........................................................................23 
Figure 2-10: Schematic of a P-type reverse Widlar temperature sensor .................................24 
Figure 2-11: Simulated 5T (a) output voltage and (b) temperature INL at different 
process corners and ±10% variation over nominal VDD of 1.8V .............................................28 
vi 
 
Figure 2-12: Simulated transfer characteristics of the 5T reverse Widlar temperature 
sensor .......................................................................................................................................29 
Figure 2-13: Output noise power spectral density for 5T P-type temperature sensor .............31 
Figure 2-14: RMS noise temperature of the 5T P-type temperature sensor in time 
domain......................................................................................................................................31 
Figure 2-15: Basis VDD-independent temperature sensor ......................................................34 
Figure 2-16: Small-signal equivalent temperature sensor of Figure 2-15 ...............................35 
Figure 2-18: Magnitude of coefficient in (2.40) ......................................................................39 
Figure 2-19: Cascoded reference generator .............................................................................40 
Figure 2-20: Reverse Widlar N-type temperature sensor ........................................................48 
Figure 2-21: Frequency dependent noise model of the reverse Widlar temperature 
sensor .......................................................................................................................................48 
Figure 2-22: Output noise power spectral density for N-type 5T temperature sensor.............63 
Figure 2-23: RMS noise temperature of the N-type 5T temperature sensor in time 
domain......................................................................................................................................64 
Figure 3-1: Schematic of proposed dual-VT temperature sensor circuit .................................68 
Figure 3-2: Cascade of n-channel/p-channel input inverters ...................................................69 
Figure 3-3: Transfer characteristics of inverter pair with single n-channel threshold 
voltage ......................................................................................................................................72 
Figure 3-4: Transfer characteristics of inverter pair with dual n-channel threshold 
voltage (VTn1<VTn2) .................................................................................................................73 
Figure 3-5: Simulated 4T (a) output voltage and (b) temperature error at different 
process corners and ±10% variation over nominal VDD of 1.2V .............................................78 
vii 
 
Figure 3-6: Simulated transfer characteristics of the 4T temperature sensor ..........................79 
Figure 3-7: Schematic of cascode temperature sensor with biasing transistors .......................79 
Figure 3-8: Simulated cascode (a) output voltage and (b) temperature error at different 
process corners and ±10% variation over nominal VDD of 1.2V ...........................................80 
Figure 3-9: Output noise power spectral density for multi-VT 4T temperature sensor ...........81 
Figure 3-10: RMS noise temperature of the multi-VT 4T temperature sensor in time 
domain......................................................................................................................................81 
Figure 3-11: Basis multi-VT temperature sensor .....................................................................84 
Figure 3-12: Small-signal equivalent temperature sensor of Figure 3-11 ...............................85 
Figure 3-13: Magnitude of coefficient in (3.37) ......................................................................89 
Figure 3-14: Cascoded Multi-VT Temperature Sensor ...........................................................91 
Figure 3-15: Frequency dependent noise model of the multi-VT 4T temperature sensor .......94 
Figure 3-16: Output noise power spectral density for multi-VT 4T temperature sensor.......105 
Figure 3-17: RMS noise temperature of the multi-VT 4T temperature sensor in time 
domain....................................................................................................................................106 
Figure 4-1: Schematic of cascode temperature sensor with biasing transistors .....................109 
Figure 4-2: Simulated cascode circuit (a) output voltage and (b) temperature error at 
different process corners and ±10% variation over nominal VDD of 1.2V ..........................111 
Figure 4-3: Cascode circuit noise simulation in frequency domain for low to high 
temperature range...................................................................................................................113 
Figure 4-4: Cascode circuit noise simulation in time domain for low to high 
temperature range...................................................................................................................114 
Figure 4-5: Full cascoded temperature sensor of Figure 4-1 .................................................119 
viii 
 
Figure 4-6: Fully cascoded temperature Sensor with all feedback loops broken ..................120 
Figure 4-7: Run 0 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) ........................126 
Figure 4-8: Run 1 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) ........................127 
Figure 4-9: Run 2 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) ........................127 
Figure 4-10: Run 3 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) ......................128 
Figure 4-11: Run 4 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) ......................128 
Figure 4-12: Run 5 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) ......................128 
Figure 4-13: ViP vs Vi Map for 6 iterations ...........................................................................129 
Figure 4-14: VoP vs Vo Map for 6 iterations ..........................................................................130 
 
  
  
ix 
 
LIST OF TABLES 
Table 2-1: Transistors size for P-type reverse Widlar temperature sensor ..............................25 
Table 2-2: Summary of performance for 5T P-type reverse Widlar temperature sensor ........32 
Table 2-3: Transistors size for P-type reverse Widlar temperature sensor ..............................62 
Table 3-1: Summary of Performance .......................................................................................83 
Table 3-2: Transistors size for P-type reverse Widlar temperature sensor ............................104 
Table 4-1: Transistors size and type for cascode temperature sensor ....................................109 
Table 4-2: Summary of performance for cascode multi-VT temperature sensor ..................114 
Table 4-3: List of published temperature sensors and proposed temperature sensors ...........115 
  
x 
 
ABSTRACT 
 The rapid shrinking of feature sizes in CMOS processes has enabled high density 
integration of multi-core systems.  However, the corresponding increase in component and 
local power densities induces thermal stress that can severely affect the reliability of the 
integrated circuits.  To improve the power and thermal management for multi-core systems, 
an array of temperature sensors is now used to locally monitor the die temperature and 
provide feedback to the controller for efficient load management and/or load balancing.  
These temperature sensors must be very small (minimum area overhead) and low power, 
must have low supply sensitivity, and must provide accurate temperature measurements over 
a limited operating range. 
 This thesis provides fundamental analysis of a CMOS Widlar reference generator and 
the synthesis of a P-Type reverse Widlar temperature sensor.  This is followed by the 
introduction of a 4-transistor multiple threshold voltage (multi-VT) based temperature sensor.  
Power supply sensitivity analysis and noise analysis are provided for both the 5-transistors 
reverse Widlar structure and the 4-transistors multi-VT structure.  A full design example of a 
cascoded multi-VT temperature sensor based upon the low-voltage 4-transistor temperature 
sensor core is also presented.  The cascoded structure includes self-bias generators for 
biasing of the cascode transistors. 
 The proposed cascode multi-VT temperature sensor based upon the 4-transistor 
temperature sensor core is implemented in a digital 65nm process with a 1.2V supply voltage.  
The circuit expresses the threshold voltage directly at the output, does not require a start-up 
circuit, and provides temperature measurement over an extended operating range.  In this 
xi 
 
thesis, focus is on how the sensor performs over the -20°C to 100°C temperature range.  This 
sensor can achieve high temperature linearity over this operating range.   
In a design example of the cascoded 4-transistor multi-VT sensor implemented in a 
65nm process, simulation results were obtained that show a  maximum nonlinearity over all 
process corners of  0.546°C over a 120°C operating range.  The supply sensitivity is small 
with a total variation of 0.44°C due to a ±10% variation in the supply voltage. The combined 
temperature nonlinearity and temperature error due to supply variations is less than 1°C.   
A detailed discussion of the operation of the cascode self-biasing circuits relating to 
stability, start-up circuits, and equilibrium points is presented.  By adapting the contraction 
mapping principle to the multi-loop self-biased multi-VT temperature sensor, it is shown that  
the proposed circuit has a single stable equilibrium point and thus does not require a startup 
circuit. 
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CHAPTER 1 INTRODUCTION 
As multiple-core digital processors, which now are dominant in the high-end processor 
market, grow in the number of cores per chip, power/thermal management is becoming an 
increasingly important part of the design process.  A critical part of any power/thermal 
management solution is an array of on-chip temperature sensors that can accurately measure 
the die temperature at a large number of critical locations on the die.  From a practical 
viewpoint, the total power and area budget for these temperature sensors must be small and 
self-heating should not compromise the temperature measurements. 
 The reason for multiple cores stems from the relationship between clock frequency 
and power usage as they relate to the physics of MOS transistors.  At high clock frequencies, 
the dynamic power dissipation is a significant part of the overall power budget.  The dynamic 
power dissipation associated with standard switching of capacitive loads is characterized by 
the equation [1].   
 2dynamic DDP fCVα=  (1.1) 
where α is the activity factor, C is the capacitive load, VDD is the supply voltage, and f is the 
clock frequency. 
 From the time of the introduction of the first microprocessor, the Intel 4004,  in late 
1971 up until the  early 2000’s, the trend in digital processors was ever-increasing clock 
frequencies.  Clock frequencies continued to climb from the 740KHz of the Intel 4004 up to  
the Gigahertz range of the Intel Pentium class processors in the early 2000’s.  But a peak in 
clock frequency was reached at around the 3.0GHz range.   At these peak frequencies, power 
consumption in the digital processors was so large that further increases in frequency would 
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introduce cooling challenges with no known practical solution.    Thus, multiple cores were 
introduced to increase productivity in digital processors without increasing clock speed.  
Instead of increasing the speeds of one single core, many cores were implemented on a single 
chip to perform multiple tasks in parallel when needed.  This continued the trend in 
productivity and computation that has been going on for decades.  To continue this trend into 
the future, computer processor manufacturers and other digital processor designers have 
revealed that more cores will be added to each new generation of chips.  According to the 
International Technology Roadmap for Semiconductors (ITRS), the number of cores per chip 
will continue to increase through 2024 exponentially resulting in over 100 cores per chip by 
the end of that span, as shown in Figure 1-1 [2].  As the number of cores increase, so does 
performance, but at a cost of more power consumed.   
 
Figure 1-1: SOC consumer stationary performance trends1 (ITRS Update 2010). [2] 
Intel is scheduled to release 8-core and 10-core chips in the near term [3].  On the 
other hand, the graphics processing industry already uses over a thousand cores in some of 
their high-end chips.  The graphics giant nVidia uses 1024 cores (dual 512 core) in its latest 
1. Plot based on homogeneous 2-core architecture template and heterogeneous 8-core architecture template.  System performance 
metric is the normalized product of number of cores and corresponding core frequency [2]. 
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Graphics Processing Unit (GPU), the GeForce GTX590, to create the smoothest visual 
experience for computer users whether playing graphics-intensive games or running 
applications on multiple displays simultaneously [4].  As power consumed per chip increases 
with the number of cores per chip, a need for better power management exists.  Current 
power management methods include sensing temperature and voltages to vary fan speeds or 
decrease clock frequencies when devices become too hot.  Ideally, in a multi-core system, the 
health of each core should be managed and if existing methods of power management are 
extended to multi-core systems, temperature and/or voltage sensing at one or more sites on 
each core would be necessary.  This can be done today with a rather small number of sensors 
since there are relatively few cores per chip but in the future with projections of over 100 
cores on a single die, the number of sensors needed for power management will become very 
large.  Thus, there is a critical need for on-chip temperature sensors in sub-micron digital 
processes which are accurate, small, low power, and process insensitive. 
 As the power requirements of computer processors continue to increase with each 
new generation of chip, they will dissipate more heat and must be more aggressively cooled 
to maintain acceptable lifetimes.  According to the graph below from the ITRS 2010 Update, 
total power consumption in semiconductor devices with high performance processing 
capabilities is currently around 125W.  By 2016, the amount of power consumed per chip is 
projected to surpass 200W and eventually approach 500W by 2024 if current trends in power 
requirements continue [2].  The resultant heat generated must be dissipated and taken off 
chip to avoid damaging or destroying  the device.   
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Figure 1-2: SOC consumer stationary power consumption trends (ITRS Update 2010) [2] 
 
In general, temperature sensors in chips today are crude and not very accurate [5] [6].  With 
inaccurate temperature sensors, on-chip power management systems cannot optimally 
manage performance to avoid stress-induced damage such as electromigration.  If 
temperature sensors could be made small enough with sufficiently low power requirements 
while retaining accuracy to the 1oC level, multiple sensors could be placed at critical 
locations on each core and in the critical paths where heating causes excessive stress and 
wear on the integrated circuit.  With this real-time temperature information, power 
management algorithms can be developed that will maximum performance of the integrated 
circuit while still maintaining target reliability and lifetime metrics.  With better temperature 
sensors and with the temperature information integrated into the power management unit 
(PMU), cores can be better utilized, spreading the load to many cores without overheating 
any particular core or any critical sublocks within a core or between cores.   
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In a paper published by Black in 1969 [7], the relationship between temperature, 
electrical stress, and median-time-to-failure (MTF) associated with electromigration in 
aluminum interconnects was discussed.  Black described the process of electromigration and 
presented a model of this effect in which temperature is exponentially related to the decrease 
in MTF.  It follows from this exponential relationship that small increases in temperature 
result in dramatic decreases in the MTF and that if operated above some critical temperature, 
the MTF will be unacceptably short.  Thus, if sensors can accurately tell when a critical 
threshold temperature is met, electromigration failure can be probabilistically reduced to an 
acceptable level or, equivalently, the MTF of a processor can meet a predetermined target 
value.   There are many different ways the system can be architected to meet target MTF 
goals if accurate temperature information across a die is available.   Conceptually, one 
strategy could include temporarily disabling any particular core when the temperature at 
sensors in that core becomes too high. Another strategy could be dynamically adjusting clock 
frequencies or supply voltages to bound temperature throughout a core or throughout a die, 
and yet another could be to dynamically assign tasks between cores based upon where 
heating is problematic.   In this thesis, focus will be restricted to the temperature sensors 
themselves, which will provide enabling technology for those designers that have 
responsibility for the PMU or the system architectures.    
 
Figure 1-3: ITRS-iNEMI System-to-Chip Power Comparison Trends (ITRS) [2] 
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 Another trend in digital processes is the reduction in supply voltage.  As digital 
voltage supply levels continue to decline over time, designs for multi-core temperature 
sensors must also work at these low supply voltages.  This means designs created today must 
be relatively insensitive to supply voltage when characterizing their performance.  By 2017, 
ITRS predicts supply voltages in digital processes will decline to below the 1V level [2].  
This leaves little headroom in analog circuits created in these digital processes.  As such, 
temperature sensors that scale with technology must also be able to operate at low supply 
voltages.   This work will include considerations for operating temperature sensors at low 
supply voltages. 
 
1.1 THESIS OUTLINE 
The research results presented in this thesis primarily focus on temperature sensor 
design.  In particular, a new temperature sensor circuit structure – the multi-VT 4-transistors 
cell and its cascoded version is presented.  A brief outline of each chapter follows. 
 An analysis of the conventional CMOS Widlar and reverse Widlar reference 
generator, as well as the analysis and synthesis of the 5-transistors temperature sensor 
derived from the reference generator structure is presented in Chapter 2.  Power supply 
sensitivity analysis and noise analysis are presented as appendixes.  
 The new multi-VT based temperature sensor is introduced in Chapter 3.  The DC 
transfer characteristics are presented to illustrate the operating points of the circuit with 
different threshold voltages.  The operation of the circuit is analyzed and a design example 
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for high temperature sensing applications is shown. Power supply sensitivity analysis and 
noise analysis are included in appendixes. 
 The design of a fully-cascoded multi-VT temperature sensor operating over the 
temperature range from -20°C to 100°C is presented in Chapter 4.  Extensive simulation 
results, including the noise performance, are discussed.  A cascode self-bias DC loop test 
based on the contraction mapping principle is discussed.  This loop test is used to determine 
the stable equilibrium operating point(s) of the circuit. 
 Conclusions from the work done presented in this thesis and directions on future 
research on the multi-VT structure comprise Chapter 5. 
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CHAPTER 2 ANALYSIS OF CMOS REFERENCE GENERATOR AND SYNTHESIS 
OF REVERSE WIDLAR TEMPERATURE SENSOR 
2.1 INTRODUCTION 
Voltage references, bias generators, current references, current sources, and temperature 
sensors are all key building blocks that find widespread applications throughout the 
semiconductor industry.  Although the intended uses of these building blocks appear to be 
diverse, the circuit structures that are used to build these functional blocks are very similar 
and often identical.  More specifically, it is often the case that a specific circuit used in one 
application serves as a bias generator, in another application it serves as a voltage reference, 
in another application as a current source, and in yet another application as a temperature 
sensor.  But although the circuit structure may be the same, the operating points and the 
device sizing may be different from one application to another. 
2.2 CMOS REFERENCE GENERATOR 
VDD
M5
M1 M2
M4
VOUT1(T)
VOUT2(T)
RS
IOUT
M3
ID2ID1
 
Figure 2-1: Generator circuit based upon Widlar Current Mirror 
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One example of such a circuit is shown in Figure 2-1.  One way to view this circuit is 
to observe that the components in yellow form a Widlar Current Mirror and transistors M4 
and M5 form a basic current mirror. These current mirrors are cross-coupled with the output 
of each mirror driving the input of the other mirror.  This can thus be viewed as a two-mirror 
feedback loop.  Voltages VOUT1 and VOUT2 can be used as biasing voltages and when used as 
such, it becomes a bias voltage generator.  By mirroring the currents from M1 and M2 
through M3, a current source or current reference is obtained. 
The square-law model is often used to model the strong-inversion operation of the 
MOS transistor [8].   In this model, the gate current is assumed to be 0 and the drain current 
is given by the expression 
 
( ) ( )2
0
2
1
2
DS
D GS TH DS
GS TH S
x
o D
o
x
Cutoff
VWI C V V V Triode
L
WC V V V Saturation
L
µ
λµ



  = − −  
 

− +

 (2.1) 
where 
( )0 γ φ φ= + − −TH TH BSV V V  
In these model equations, W and L denote the width and length of the channel of the MOS 
transistor, the parameters {µ, COX, VTH0, γ, and ϕ} are model parameters, and the subscripted 
voltages are port voltages of the device.   This same equation applies for both n-channel and 
p-channel devices but when distinction is necessary, a subscript n or p will be added. 
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A straightforward analysis of the circuit structure of Fig. 2.1 based upon the standard 
square-law model of the MOS transistors follows.  In this analysis, it will be assumed that all 
transistors are operating in the strong-inversion saturation region. 
The current mirror comprised of M4 and M5 has a mirror gain M characterized  by the 
equation  
 1 2D DI MI=  (2.2) 
where 
 4 4
5 5
W LM
W L
=  (2.3) 
Define K by the expression 
 2 1
2 1
W WK
L L
=  (2.4) 
It follows from Kirchhoff’s Voltage Law (KVL) that 
 1 2 1GS GS OUTV V V= +  (2.5) 
Ignoring the output conductance (λ) and the body effect (γ) in the square-law device model, 
this expression can be rewritten as 
 
( ) ( )
1 2
1 2 2
1 1 2 2
2 2D D
TH TH D S
n ox n ox
I IV V I R
C W L C W Lµ µ
+ = + +  (2.6) 
Substituting (2.1) and (2.4) into (2.6) and assuming VTH1=VTH2 yields 
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( )
2
2
1 1
2 1D
D S
n ox
I M I R
C W L Kµ
 − = 
 
 (2.7) 
Hence 
 
( )1
2
2 2
1
2 1 1
D
n ox S
I M
C W L R Kµ
 = ⋅ − 
 
 (2.8) 
 
( )1 21
2
1
2 1
D
n x So
MI M
C W L R Kµ
 = ⋅ − 
 
 (2.9) 
And in terms of VOUT1 
 
( )1 1 1
22 1 1
OUT
n ox S
V M
C W L R Kµ
 = ⋅ − 
 
 (2.10) 
 
( )2 1 1 1
2 1
OUT TH
n ox S
MV V M
C W L R Kµ
 = + ⋅ − 
 
 (2.11) 
Assuming that all transistors are in saturation, it can be observed from the expressions 
above that the voltages VOUT1 and VOUT2, as well as the currents ID1 and ID2 are independent 
of VDD.  By taking the node voltage output from either VOUT1 or VOUT2, the circuit serves as a 
voltage reference; whereas by mirroring the current from M1 and M2, the circuit serves as a 
current source or current reference.   
In this circuit, there are 3 parameters that are temperature dependent, the carrier 
mobility μ, the threshold voltage VTH0, and the resistor RS.  The circuit can be designed 
through clever manipulation of the design variables {W1/L1, W2/L2, W3/L3, W4/L4, W5/L5, 
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and RS}, so that the output voltages and/or currents are either sensitive to or relatively 
insensitive to temperature.  If the circuit is designed so that the outputs are substantially 
temperature dependent with a monotone relationship between the output and temperature, the 
circuit can serve as a temperature sensor.    
Although any circuit that provides a monotone relationship between output and 
temperature could be used as a temperature sensor, some relationships are much more useful 
than others.  From a practical viewpoint, a good temperature sensor will generally have a 
rather large change in the output with temperature and it is generally considered preferable to 
have this relationship be linear.   Other desirable properties of a temperature sensor include 
low sensitivity to process variations, relaxed matching requirements, a minimum number of 
trims, low power dissipation, small area, and often a wide temperature operating range. 
Due to the multiple possible purposes that this circuit can serve, it shall be simply 
termed as a “Generator” circuit.  One interesting property of this and other variations of 
generator circuits is that there is no electrical “input” to the circuit beyond the supply voltage 
VDD and the outputs of interest in the generator circuit are quite independent of VDD.  One 
key requirement of many generator circuits is that the outputs be quite insensitive to VDD. 
 Variants of the basic two-mirror feedback loop of Figure 2-1 are  shown in Figure 2-2 
where in the preferred mode of operation of these circuits, all devices are operating in the 
saturation region. 
13 
 
VDD
M1 M2
M4M5
R1
VOUT2(T)
VOUT1(T)
VDD
VOUT1(T)
VOUT2(T)
M1 M2
M3
M5 M4
VDD
M4
M1 M2
M5
VOUT2(T)
VOUT1(T)
R1
VOUT2(T)
VDD
M4
M1 M2
M5
VOUT1(T)
M3
(a) (b)
(c) (d)
V3
V3
 
Figure 2-2: VDD-independent Bias Generators a) Widlar, b) Widlar with diode connected transistor, c) Reverse 
Widlar, d) Reverse Widlar with diode connected transistor (start-up circuits not shown) 
 
The circuits in Figure 2-2(a) and Figure 2-2(b) are most widely used as bias voltage and 
current generators [9] [10] [11] [12] [13] [14] and in these circuits, the subcircuit shown in 
yellow is the Widlar current mirror configuration.   The two circuits on the right of this figure 
can be derived from the circuits on the left by replacing the resistor R1 with a corresponding 
diode-connected transistor, M3.  The circuits in Figure 2-2(c) and Figure 2-2(d) have received 
some attention for use as references [15] and, in particular, have been used as temperature 
sensors [16].  The subcircuit shown in green in these structures is sometimes termed the 
reverse-Widlar current mirror configuration.   All of these circuits have the property that the 
currents flowing in the devices and the labeled internal node voltages are nearly independent 
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of VDD and the weak VDD dependence is primarily due to the finite output impedance of the 
transistors.  Since the labeled node voltages are nearly independent of VDD, these circuits can 
be viewed as VDD-independent voltage generators or current generators.    
2.3 THRESHOLD EXTRACTION CIRCUIT 
The resistorless version of the Widlar/Reverse-Widlar reference generator circuits in Figure 
2-2(b) and (d) can directly express the MOS threshold voltage at the output node voltages 
VOUT1 and VOUT2.  As a review of previous work published in [17] [18], the reverse-Widlar 
based threshold extraction circuit analysis is presented here. 
VDD
VOUT1(T)
VOUT2(T)
M1 M2
M3
M5 M4
V3
ID1 ID2
 
Figure 2-3: Reverse-Widlar Threshold Extraction Circuit 
 
Based on the notations shown in Figure 2-3, assuming an ideal square-law model and 
neglecting output conductance effects, the following equations are written to describe the 
operation of the circuit: 
 211 2 1
1
( )
2
n ox
OUT Tn
C WI V V
L
µ
= −  (2.12) 
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L
µ
= − −  (2.13) 
 232 1 3
3
( )
2
n ox
OUT Tn
C WI V V
L
µ
= −  (2.14) 
 2 1D DI MI=  (2.15) 
Equations (2.12) – (2.15) are then solved to express the output node voltages. 
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 (2.17) 
In a standard CMOS process, the threshold voltages are assumed to be approximately equal 
to each other.  Hence, assuming that all NMOS transistors M1, M2 and M3 have the same 
threshold voltages, (2.16) and (2.17) can be simplified to be 
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 (2.19) 
From (2.18) and (2.19), it is shown that the output node voltages directly express the MOS 
threshold voltage where the linear coefficients are given by the transistors W/L ratios and the 
current mirror gain M which is also a ratio of W/L values. 
 In the widely used BSIM4 model, the threshold voltage temperature dependence 
model is given by [19]. 
 1( ) ( ) 1 2 1TH bse f
eff
fTH
KT L TV T V TNOM KT KT V
L TNOM
   = + + + ⋅ ⋅ −       
 (2.20) 
where T is temperature in K, TNOM is set at 300K; KT1, KT1L, and KT2 are process 
dependent constant; Leff is the effective length of the transistor which is approximately equal 
to the length L, and Vbseff is the effective bulk to source voltage.  If Vbseff  is temperature 
independent, this model predicts a linear dependence of the threshold voltage with 
temperature.  Hence, provided that the MOS threshold voltage temperature dependence 
model is close to being accurate, the output node voltages of the reverse-Widlar threshold 
extraction circuit are nearly linear with temperature.  This linear relationship between output 
and temperature is one of the most desirable characteristics of a temperature sensor. 
While the analytical results show good temperature linearity, it is inevitable that the 
output node voltages will show some temperature nonlinearity due, in part, to neglecting the 
output conductance effects in the previous analysis and due to higher-order temperature 
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effects that are not included in the temperature dependent threshold voltage model of (2.19).    
The effect of finite output conductance on the circuit of Fig. 2-3 has been investigated in [18] 
where it was shown that there is no closed-form explicit analytical expression for the 
temperature dependence of the output voltage if the output conductance (λ parameter) is 
included in the square-law analytical model.  However, the authors in [18] did  provide some 
analytical insight on compensating for the higher-order temperature dependence, and also 
provided numerical iterative device sizing strategies to achieve good temperature linearity 
with nonlinear errors of well under 1°C  over a temperature range from -20oC to 100oC.   
In addition, the application note in [20] suggests that the first-order threshold voltage 
temperature coefficient is not a constant value and that it is given by 
 02 6 2 gs aTHn ms
o
F
x
F
ox
F
EqNV
T T
Kt
T T q qT
δ δ
δ δ
= + + ⋅ − −
Φ Φ Φ
Φ


 (2.21) 
where ΦMS is metal-semiconductor difference work function, ΦF is the Fermi potential, εox is 
the oxide permittivity (34.5x10-12 F/m), tox is the oxide thickness, εS is the silicon permittivity 
(105.4x10-12 F/m), K is the Boltzmann constant (1.38x10-23 J/K), q is the electron charge, and 
Eg0 is the extrapolated value of the band-gap at 0K (1.21eV).  Although (2.21) shows that 
the MOS threshold voltage is not perfectly linear with temperature, simulated and 
measurement results provided in [20] show that the threshold voltage temperature coefficient 
does not vary significantly across a 150K temperature range.  This suggests that the threshold 
voltage can be approximated as being nearly linear with temperature.  Hence, good 
temperature linearity can be expected from various threshold voltage extraction circuits 
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through clever circuit design and compensation.  But compensation for the modest 
nonlinearity can improve performance of the temperature sensor [17] [18].  
2.4 STARTUP ISSUE 
All of the threshold extraction circuits of Figure 2-2 along with several other CMOS 
reference generator circuits are known to have multiple stable operating points.  One of these 
operating points is the desired operating point and when operating at this point, the circuit 
provides the desired performance.  The other operating points are considered to be 
undesirable operating points and the performance of the circuit when operating at any of the 
other operating points is not desirable.  Any circuit that has more than one stable operating 
point can get stuck at an undesirable operating point.  Various explanations are given in [12] 
[21] [8] about the undesirable operation of such circuits but they do not clearly or rigorously 
illustrate the existence of multiple operating points. Unfortunately, a direct DC simulation or 
transient simulation from any circuit simulator may or may not detect all of the stable 
operating points because circuit simulators are designed to provide or converge to a single 
solution.   
Any circuit that has stable operating points can be guaranteed to operate at a desired 
operating point only if the circuit is modified in such a way that the  undesired stable 
operating points are eliminated.   The modification of reference generators that is made to 
eliminate the undesired operating points is generally referred to as the addition of a “start-up” 
circuit.   This terminology may be somewhat misleading since the implication is that the 
“start-up” circuit forces the circuit to avoid the undesired operating points.  Actually, the 
“start-up” circuit is a circuit modification that removes the undesired operating points so that 
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the circuit only has a single stable operating point.   With a single stable operating point, the 
concern about getting stuck at an undesired operating point has been eliminated since the 
undesired operating point has been eliminated. 
 Hence, it is important to have a rigorous method to determine the possible operating 
points of a circuit, and provide insight into both the need for and the effectiveness of a startup 
circuit that is used to eliminate the undesired operating points. 
M4
M1
M3
M2
VDD
VSS
VIN
M2
VOUT=V’IN
V’OUT
 
Figure 2-4: Cascade of n-channel/p-channel input inverters with source degradation transistor 
 
 As shown in Figure 2-4, the CMOS reference generator circuit of Figure 2-3 can be 
viewed as two cascaded inverters in a loop, where VIN is connected to V’OUT.  The general 
transfer characteristics of an inverter can be depicted as shown in Figure 2-5.  The transfer 
curve generally has a low-gain region for low and high inputs and a higher-gain region in the 
middle.  Since the gain is negative (inverting), the slope is always negative and, depending 
on how the devices are sized, the magnitude of the slope can be made larger or smaller than 1. 
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Figure 2-5: General transfer characteristics of an inverter 
 
 When two inverters are cascaded, the general transfer characteristics of a two-inverter 
pair can be obtained as shown in Figure 2-6.  There are 3 possible transfer curves that can be 
realized depending on the device sizing.  The dashed line is the line of unit slope 
corresponding to V’OUT = VIN, such that any intersection points between the transfer curves 
and the unity-slope line depict the possible operating points when the VIN node is connected 
to the V’OUT node. 
VIN
V’OUT
VDD
VDD
1
1
VIN
V’OUT
VDD
VDD
VIN
V’OUT
VDD
VDD
(a) (b) (c)  
Figure 2-6: General transfer characteristics of 2 inverters pair 
 
In the scenario of Figure 2-6(a), there exist 3 intersection points on the unity-slope 
line.  The top and bottom intersection points occur when the loop gain is less than 1 and are 
recognized as stable equilibrium points.  The intersection point in the middle occurs when the 
loop gain is more than 1. When operating at this point, the circuit is metastable  and the point 
21 
 
is not a stable equilibrium point.  In the scenario of Figure 2-6(b) and (c), there is only one 
intersection point and that it occurs when the loop gain is less than 1.  In these scenarios, the 
circuit will only have one stable equilibrium point. 
The notion of a startup circuit is to modify the circuit in such a way that the transfer 
characteristics are unchanged when operating near the desired operating point [21] but 
whereby all other equilibrium points, that is both stable and metastable operating points, are 
eliminated.   This concept is illustrated in Figure 2-7.  
VIN
V’OUT
VDD
VDD
1
1
VIN
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VDD
VDD
1
1
(a) (b)  
Figure 2-7: Transfer characteristics of a CMOS reference generator where start-up circuit preserves characteristics 
in region of desirable stable equilibrium point. 
 
There are many ways to design a startup circuit to guarantee a single stable 
equilibrium point.  The condition imposed that the startup circuit must not interfere with the 
normal operation of the circuit at the desired operating point may be relaxed when it is 
recognized the designer is free to take advantage of the start-up circuit to achieve better 
performance from the overall circuit.  Ultimately, the goal with the startup circuit is thus to 
guarantee that the circuit has a single stable equilibrium point.  In reality, most reported 
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startup circuits are designed to have the properties depicted in Figure 2-7 though they are 
seldom if ever presented from this viewpoint. 
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Figure 2-8: Parameter variations effect on transfer characteristics of a CMOS reference generator with start-up 
circuit 
 
Process, voltage and temperature (PVT) induced parameter variations may cause significant 
shifts in the transfer characteristics of a reference generator as shown by the light blue 
shadows around the typical transfer characteristics in Figure 2-8(a).   It is essential that the 
startup circuit be sufficiently robust so that under all acceptable PVT variations, a single 
stable equilibrium point is maintained.    Figure 2-8(b) shows a situation where a start-up 
circuit is effective under typical conditions (illustrated by the dark blue curve) but where 
under PVT variations, additional equilibrium points reappear.  The reappearance of 
undesirable equilibrium points are shown by the red arrow in Figure 2-8(b).   
It can be shown that the circuit of Fig. 2-3 has three equilibrium points when designed 
to operate as a reference generator and only one of these is the desired stable equilibrium 
point.  A single-transistor startup circuit as suggested in [12] can be used to guarantee a 
single operating point for this circuit as shown in Figure 2-9.   
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Figure 2-9: Circuit with startup transistor M6 
 
The function of the startup transistor, M6, can be qualitatively described as follows.  
As the circuit is operating in the near cut-off region, node V2 will drop to near 0V while node 
V3 will raise to near VDD.  When that occurs, the startup transistor M6 will be turned on.  The 
current conduction through M6 will sink the current from M5 and source the current through 
M2, effectively pulling node V2 up and pulling node V3 down.  It is thus argued that the 
transistor M6 prevents the circuit from operating at either the metastable operating point or at 
the undesired unstable equilibrium point.  And, when the circuit starts operating at the 
desired stable equilibrium point, the transistor M6 turns off, thus providing no effect on the 
desired operation of the circuit.  As a result, the circuit will always operate in strong 
inversion and only to have one desired stable equilibrium point. 
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2.5 DESIGN OF A P-TYPE REVERSE WIDLAR TEMPERATURE SENSOR 
It is well-known that interchanging p-channel transistors with n-channel transistors 
and interchanging VDD with VSS in most MOS circuits results in a counterpart circuit that has 
properties similar to that of the original circuit.  This concept applies to the bias generator 
circuits of Figure 2-2. 
Following this approach, a P-channel version of the 5-transistors reverse Widlar 
temperature sensor is shown in Figure 2-10.  In the P-channel version, the outputs will be 
measured relative to VDD and the supply voltage independence will be relative to VSS rather 
than to VDD.  This distinction only has bearing on specifying the supply voltage sensitivity so 
for notational convenience, simulation results will be presented for output voltages of this 
circuit relative to VSS.  The sensor has been implemented in 1P6M 0.18µm process with 
supply voltage of 1.8V [17] [18].   
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Figure 2-10: Schematic of a P-type reverse Widlar temperature sensor 
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The sensor was designed to operate in the temperature range between -20°C and 100°C.  The 
nonlinear error of the sensor, expressed in °C, is the difference in the measured temperature 
and the end-point fit line temperature.  The temperature integral nonlinearity error (TINL) 
in °C at the output node of the sensor is defined as 
 ( ) ( ) ( ) ( )100 150
50max
150 100o o
o
o OFIT o oC T C
O O
CTINL V T V T
V C V C< <
 
   = −    − 
 (2.22) 
where VOFIT(T) is the output end-point fit line to the two points VO(-20°C) and VO(100°C). 
The goal of this design is to achieve temperature INL of less than 1°C over the 
temperature range from -20°C to 100°C. 
The transistors sizes used in this design are given in Table 2-1.  Although not shown 
in Figure 2-10, transistor M2 has its source tied up to its own n-well (body) directly so that 
VBS2=0. 
 
Table 2-1: Transistors size for P-type reverse Widlar temperature sensor 
Transistor M1 M2 M3 M4 M5 MS 
Size (µm) 1
1
4 8.32
0.72
W
L
×
=  2
2
4
0.36
W
L
=  3
3
1.2
1.5
W
L
=  4
4
6 1.4
0.4
W
L
×
=  5
5
6 1.4
0.4
W
L
×
=  
0.36
12
S
S
W
L
=  
 
 
2.5.1 Simulation Results 
To gain insight into the effects of process and supply voltage variations on the circuit 
performance, the circuit was simulated at typical (denoted as TT) and  over different process 
corners (FF: Fast NMOS Fast PMOS, SS: Slow NMOS Slow PMOS, FS: Fast NMOS Slow 
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PMOS, SF: Slow NMOS Fast PMOS) and with  ±10% variation around the nominal VDD of 
1.8V.  The simulation results are shown in Figure 2-11. 
It can be observed from Figure 2-11(a) that the slope of all curves over process and 
over supply variations is about -1.14mV/°C with a variation in slope at TT over process and 
over supply voltage variations of  ±10%  that varies from -1.08mV/°C to -1.17mV/°C.  If 
uncorrected, over a temperature range from TMIN to TMAX, the change in the output voltage 
could be as large as 
 
2
MAX MIN
OUT MAX
T TV m∆ −∆=   (2.23) 
where ∆mMAX is the change in slope from nominal. The corresponding temperature error 
would be 
 
2
MAX MINMAX
NOM
T TT
m
m
∆
−∆
=   (2.24) 
where mNOM is the nominal slope. 
Over a 120oC operating range, this would correspond to a temperature error of 
0.09 120 4.74
1.14 2
omVT C
mV
∆ = • = .  If operating over a 30°C temperature range which is more 
typical of power management applications, this error would be reduced to 
0.09 30 1.18
1.14 2
omVT C
mV
∆ = • = .  Both errors are unacceptably large.  However, the slope error 
due to process variations in the slope can be calibrated out with a two-point calibration or 
significantly reduced with a batch calibration.  Simulation results show that the slope error 
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due to process variations with a fixed supply voltage vary from -1.142mV/°C to -
1.139mV/°C.  This corresponds to a temperature error that can be calibrated out of   
0.003 120 0.16
1.14 2
omVT C
mV
∆ = • =  over a 120oC operating range and a temperature error of 
0.003 30 0.04
1.14 2
omVT C
mV
∆ = • =  over a 30oC range.   Simulation results show a worst-case 
slope variation with supply variations occurs at FF of 
0.017 120 0.89
1.15 2
omVT C
mV
∆ = • =  over a 
120oC operating range and a temperature error of 
0.017 30 0.22
1.15 2
omVT C
mV
∆ = • =  over a 30oC 
range.  Over the 120°C operating range, this error of 0.89°C is a significant contributor to the 
overall error budget since it cannot be calibrated out.  Over the 30°C operating range, it does 
not cause a significant loss in accuracy. 
From Figure 2-11(a), it is apparent that there is a significant variation of output 
voltage with process and with supply voltages.  At a fixed supply voltage, the variation in the 
output with process is approximately 100mV.  With a temperature of about -1.14mV/°C, this 
variation in output would cause a temperature error of up to 88oC.  This error is so large that 
the temperature sensor would be of almost no use.  However, a single-point calibration at any 
temperature can be used to shift the curves up or down to remove the process dependence of 
this error and it will be assumed that a single-point calibration will be used to eliminate this 
error. 
With a fixed supply voltage, the simulation results show that the maximum 
temperature nonlinear error at typical conditions is 0.0523°C over the temperature range 
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from -20°C and 100°C; while the worst-case maximum temperature error of 0.702°C occurs 
at the  FF corner with a high voltage of 1.98V.   This temperature error is very small and is 
much smaller than any experimental results that have been presented for on-chip temperature 
sensors.  
TT 1.8TT 1.62
TT 1.98
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Figure 2-11: Simulated 5T (a) output voltage and (b) temperature INL at different process corners and ±10% 
variation over nominal VDD of 1.8V 
 
 The transfer characteristics of the 5-transistors reverse Widlar temperature sensor 
after breaking the loop at node VO2 were obtained by simulation over all process corners and 
with VDD variation of ±10%.  Results both with and without the startup circuit were 
obtained. These results are shown in Figure 2-12.  Looking at the family of curves, it is 
apparent that without a startup circuit, one or more of the transfer characteristics have three 
crossings of the unity slop line.  For example, at the SF corner, the circuit will have 2 stable 
equilibrium points and 1 metastable operating point.  Hence a startup circuit is required to 
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prevent the circuit from having multiple stable equilibrium operating points.  It also follows 
from the simulation results in Figure 2-12 that with the startup circuit, there is only a single 
stable equilibrium point at TT or at any process corners.   
Vin
SS w/ Startup
FS w/ Startup
TT w/ Startup
SF w/ Startup
FF w/ Startup
FS w/o Startup
SF w/o Startup
SS w/o Startup
TT w/o Startup
FF w/o Startup
 
Figure 2-12: Simulated transfer characteristics of the 5T reverse Widlar temperature sensor 
 
If the supply voltage itself changes, possibly due to changes in loading,  possibly due 
to a temperature dependence of the supply voltage, or possibly due to noise on the supply,  
these supply voltage changes will also be interpreted as a temperature measurement errors.  
And, unlike the process variation shifts, these variations cannot be calibrated out.   At  typical 
conditions, if VDD varies ±10% in real-time, the simulation results in Figure 2-11 show that  
the output voltage variation will be 6.72mV.  This output variation is almost entirely due to 
the output conductance effects of the devices.  With a nominal temperature coefficient of -
1.141mV/°C, this would cause an additional temperature error of 5.89°C.   This error would 
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completely dominate the nonlinear error of 0.0523°C attributable to device nonlinearity.  
From a slightly different perspective, the ±10% supply voltage change of 360mV results in 
an output change of 6.72mV which corresponds to a supply sensitivity of the output of about 
0.019.  Although the supply sensitivity is low, it is still much too high to achieve good 
accuracy of the temperature sensor if the supply voltage is allowed to change by ±10%.   
From a practical viewpoint, either the variability of the supply voltage needs to be reduced or 
the circuit needs to be modified to make the supply voltage sensitivity significantly smaller.   
That latter can be achieved by using cascoding.  A straightforward inspection on the structure 
of the 5-transistors circuit reveals the voltage headroom is the difference between the actual 
supply voltages and the sum of three excess bias voltages and two threshold voltage drops.   
At the nominal supply voltage of 1.8V at TT, it can be shown that there is enough headroom 
for full cascoding of this structure.  But at the SS process corner with a -10% drop in supply 
voltage, there is not enough headroom for cascoding of the 5-transistors temperature sensor.  
The issue of cascoding is discussed in Appendix 2A and in Chapter 3. 
In addition, the noise performance for the 5-transistors temperature sensor is of 
concern because of the following reasons.  Firstly, the output signal level due to small 
temperature-voltage coefficient (slope) is relatively small over the temperature range of 
120°C.  This leads to low signal-to-noise ratio (SNR), where the output node is more 
susceptible to noise.  Secondly, the single-ended output of the circuit causes the common-
mode output noise to persist. Conventional differential mode cancellation techniques are not 
feasible and cannot be applied to this design.  Hence, the only way possible to reduce noise is 
31 
 
to increase the channel length.  This then becomes a trade-off problem to the small-area 
design. 
The simulated noise performance in frequency domain is shown in Figure 2-13.  
Detailed analytical derivations are shown in Appendix 2B. 
 
Figure 2-13: Output noise power spectral density for 5T P-type temperature sensor 
 The time-domain noise performance plot is then obtained by taking the integral of the 
output noise PSD from 1GHz to range of frequencies corresponding to the equivalent time 
periods.  The results are shown in Figure 2-14. 
 
Figure 2-14: RMS noise temperature of the 5T P-type temperature sensor in time domain  
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From the plot, it can be inferred that the 5T temperature sensor will have RMS noise 
temperature of 0.26°C over the period of 10 years.  This is well below the design goal to 
attain temperature sensing performance with less than 1°C error. 
 The power dissipation of this temperature sensor is about 31uW at room temperature 
if the sensor is always on.  This power dissipation is very small but could be reduced much 
further if the temperature sensor were only turned on when a temperature measurement was 
required.  The area required for the temperature sensor is estimated at about 320 μm2 which is 
very small.  Simulation results are summarized in Table 2-2.    
 
Table 2-2: Summary of performance for 5T P-type reverse Widlar temperature sensor 
Specification Performance 
Process 0.18µm 
Voltage Supply 1.8V 
Temperature Range -20~100˚C 
Parameter 5T P-Type 
Layout Estimated Area (μm2) 321 
Nominal power consumption (μW) 30.6 
Temperature Coefficient (mV/ ˚C) -1.141 
Max. Temp. INL (˚C) at Typical 0.0523 
Max. Temp. INL (˚C) at Worst Case 0.702 
Supply Sensitivity at Typical (˚C) 5.89 
 
2.6 CONCLUSION 
An analysis of a 5-transistor reverse Widlar CMOS current reference was presented.   This 
structure has a low VDD sensitivity and if designed properly, it can serve as a compact 
temperature sensor with good temperature linearity.  Based on previous work [17], a P-Type 
5-transistors reverse Widlar temperature sensor was designed.  The circuit demonstrates good 
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overall temperature linearity of less than 1°C with low power consumption and small layout 
area.  Although the circuit has low VDD sensitivity, under supply voltage variations of ±10%, 
the supply voltage variations will be interpreted as an unacceptably large temperature error 
and this temperature error cannot be calibrated out with either a single-point or even a two-
point calibration.   Since the VDD sensitivity error is almost entirely due to the finite output 
impedance of the MOS devices, cascoding can be used to reduce this error and it is easy to 
show that cascoding will reduce this sensitivity enough so that the resultant temperature  
error is negligible.  However, in the 1.8V process considered in a design presented in this 
Chapter, there is not enough headroom to keep all devices in saturation over process, 
temperature, and supply voltage variations.  In the next chapter, a new circuit structure for 
temperature sensing applications will be introduced that has enough headroom for full 
cascoding in even smaller feature size processes. 
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APPENDIX 2A  POWER SUPPLY EFFECTS ON INTEGRATED TEMPERATURE 
SENSORS 
Adapted work by R. Geiger March 7, 2011 
 Although the goal has been to build VDD-insensitive temperature sensors, reality 
remains that the supply voltage does have some effect on the output voltage.  In this section 
an analytical formulation of the effects of the supply voltage on the temperature output will 
be discussed.  Specifically, analytical expressions for the transfer function from the supply 
node to the output node will be derived.   This ratio is the sensitivity to the supply voltage 
that was discussed in Chapter 2.  In this appendix, a script font will be used to denote the 
small signal voltages.  So, for example, with this convention, VDD refers to the actual supply 
voltage but VDD refers to the small-signal supply voltage.  
Consider initially the temperature sensor shown in Figure 2-15.  In this figure the 
Widlar resistor is used though the analysis can be readily extended when the resistor is 
replaced with a diode-connected transistor. 
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Figure 2-15: Basis VDD-independent temperature sensor 
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The small signal equivalent circuit of this temperature sensor is shown in Figure 2-16. 
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Figure 2-16: Small-signal equivalent temperature sensor of Figure 2-15 
 
If follows from Kirchhoff’s Current Law (KCL)  that 
 
( )
( )
( )
1 1 2 1 1 2 2 2
2 3 4 4 4 3 3 3 3 4
3 3 3 2 3 3
o o m gs m gs o DD
o o m gs m gs o o DD
o W o m gs
V g g g V g V g V
V g g g V g V V g g V
V g G g V g V
+ + + =
+ + + = + 

+ = + 
 (2.25) 
In these equations, the gate-source voltages are given by 
 
1 2
2 1
3 2 3
4 1
gs
gs DD
gs
gs DD
V V
V V V
V V V
V V V
= 

= − 
= − 
= − 
 (2.26) 
Substituting into (2.25), three equations are obtained 
 
( ) ( )
( ) ( ) ( )
( ) ( )
1 1 2 1 2 2 1 2
2 3 4 4 1 3 2 3 3 3 4
3 3 3 2 33 2
o o m m DD o DD
o o m DD m o o DD
o W mo
V g g g V g V V g V
V g g g V V g V V V g g V
V g G g V g V V
+ + + − =

+ + − + − = + 
+ = + − 
 (2.27) 
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These can be rewritten as 
 
( ) ( )
( ) ( ) ( )
( ) ( )
1 1 2 2 2 1 2 2
2 3 4 3 1 4 3 3 3 4 4
3 3 2 333
o o m m DD m o
o o m m o m DD m o
o W m om
V g g g V g V g g
V g g g V g V g g V g g
V g G g V g g
+ + + = +

+ + + = + + + 
+ + = + 
 (2.28) 
Eliminating V1 and V3, we obtain the single equation 
 
( ) ( )( ) ( )
( )
( ) ( ) ( )
4 2 2 1 4
2 3 4 3 2
1 2 2 1 2 2
3 3
2 3 3 4 4
3 3
m m o m m
o o m DD
o o m o o m
m o
o m DD m o
o W m
g g g g gV g g g V V
g g g g g g
g g
V g g V g g
g G g
+
+ + + − =
+ + + +
+
+ + +
+ +
 (2.29) 
This can be solved to obtain the expression 
 
( )
( )( )
( ) ( )
4 1 2 4 4 1 2
1 2 22
3 3 4 4 1 4
3 3 1 2 2
m o m o o o o
o o m
DD o m o W o W m m
o m W o o m
g g g g g g g
g g gV
V g g g G g G g g
g g G g g g
 + + +
 + + =
 + + +
− + + + + 
 (2.30) 
It is difficult to get much insight into how large this gain or attenuation is because of the high 
level of interdependence between the small signal variables in (2.30).  It will now be 
assumed that all output conductances are small compared to any transconductances in each of 
the three ratios given in (2.30).  Of course, there is some risk at making this assumption since 
a difference of two functions appears in the denominator of (2.30).  So, after making this 
assumption, it will be necessary to show that the difference in the denominator of (2.30) is 
large compared to the effects of the output conductances. 
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With this assumption, it follows that  
 
( )( )
( ) ( )
4 1 2 4
22
3 1 4
3 2
-
m o m o
m
DD m W m m
m W m
g g g g
gV
V g G g g
g G g
 +
 
 
 
 + 
  (2.31) 
A relation between the large signal and small signal parameters will now be made. 
Specifically, for each device it will be assumed that  
 2
o DQ
DQ
m
EB
g I
I
g
V
λ=
=
 (2.32) 
Now define the mirror gain of the p-channel current mirror to be M.  It thus follows that 
 3 1Q W D QV G MI=   (2.33) 
The excess bias voltages of the n-channel transistors can be expressed as 
 1 2 1
3 2 3 3
-
- -
EB Q Tn
EB Q Q Tn
V V V
V V V V
=
=
  
  
 (2.34) 
Substituting from (2.32), (2.33) and (2.34) into (2.31) yields 
 2 1 4
1 3 1
2 2
2
DD
EB EB EB
V
V
V V V
λ λ+
 
− − 
  (2.35) 
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For convenience define the parameter φ as 
 3
1
EB
EB
V
V
φ =  (2.36) 
It thus follows that  
 ( )
( )
1 4 12
12
2
EB
DD
VV
V
λ λ
φ
φ
+
 −
−   − 
  (2.37) 
The parameter φ is generally much less than 1 so the denominator in (2.37) is not small 
justifying the assumption that we could neglect all go terms in the denominator of (2.30). 
It might be useful to provide a bit more insight into what (2.37) shows. 
 ( )
( )
( )1 4 1 11 4 12
1
2
1 212
2
D Q EBEB
DD D Q
I VVV
V I
λ λλ λ φ
φφ
φ
++  −
=  − −  −   − 

 (2.38) 
Assuming that λ1=λ4=λ, it follows that  
 ( )12
1
1
22
21
D Q
D QDD
EB
IV
IV
V
λφ
φ
 −
 −   
 
 

 (2.39) 
The linear dependence on the output conductance parameter is apparent from this expression.  
And the designer has considerable control over this ratio through judicious choices of VEB1, 
VEB2 and VEB3.  However, these parameters also affect the linearity of the temperature sensor 
and are constrained by headroom and power limitations. 
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The ratio in (2.39) can also be expressed in terms of small signal parameters 
 12
1
22
1
o
DD m
gV
V g
φ
φ
 −
 − 
  (2.40) 
The magnitude of the coefficient of go1/gm1 is shown in the following figure. 
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Figure 2-18: Magnitude of coefficient in (2.40) 
 
Equations (2.39) and (2.40) are analytical expressions for the sensitivity of the output with 
respect to the supply voltage.   
The issue of cascoding also deserves attention.  A cascoded structure is shown in 
Figure 2-19 where the transistors M1 and M4 have been cascoded. 
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Figure 2-19: Cascoded reference generator 
 
The cascoded transistor pairs have an equivalent small-signal transconductance and output 
conductance given by 
 
0
0
mcc m
c
occ
mc
g g
gg g
g
=
 
=  
 
 (2.41) 
It thus follows directly from (2.31) that the output voltage for the cascoded structure can be 
expressed as 
 
( )( )
( ) ( )
1 4
4 1 2 04
1 4
2
2
3 1 4
3 2
o c o c
m o m
m c m c
m
DD m W m m
m W m
g gg g g g
g g
g
V
V g G g g
g G g
    
+    
    
 
 
  
 
− + 

 (2.42) 
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In terms of the large signal operating parameters, it follows that  
 ( )
( )
1 1 1 4 4 4 12
12
2
C EB c C EB c EB
DD
V V VV
V
λ λ λ λ
φ
φ
+
 −
−   − 
  (2.43) 
As expected, the cascoding reduces the gain from VDD significantly.  
Assuming that λ1=λ4= λ1C=λ4C=λ, and VEB1=VEB1C and VEB4=VEB4C,  it follows that  
 
2
12
1
22
1
o
DD m
gV
V g
φ
φ
  −
  −   

 (2.44) 
The gain from VDD is decreased by approximately a factor of go1/gm1. 
 The issue of the effect of the power supply on the dc biasing voltages for the cascode 
transistors does deserve attention.   It can be shown that the gain from the biasing voltage on 
the gates of the cascode transistors to the output is quite small.  Likewise, it is rather easy to 
design the bias generator so that the effects of the supply voltage on the gate voltage of the 
cascode transistors are also small.  Thus, the overall gain from the power supply to the output 
through the biasing transistors of the cascode devices will also be small, provided that all 
transistors are operating well in the saturation region. 
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APPENDIX 2B  NOISE ANALYSIS ON REVERSE WIDLAR TEMPERATURE 
SENSOR 
As with any analog circuit, the effects of noise on the performance of the temperature 
sensor must be considered as part of the design process.  In the case of a temperature sensor 
where temperature information is encoded in an analog output voltage, the noise voltage at 
the output should ultimately be converted into a “temperature” noise.  
The output noise voltage is characterized by a power spectral density, SP.  The RMS 
output noise voltage attributed to noise in the frequency band from f1 to f2 is given by the 
expression. 
 [ ]
2
1 2
1
,
f
Pf f
f
V S df= ∫  (2.45) 
The power spectral density of each transistor is comprised of a thermal-noise region 
and a 1/f noise region.  The transition between these regions is termed the noise corner 
frequency for the transistor.  The corner frequency, in general, will be different for n-channel 
and p-channel devices with the corner frequency occurring at lower frequencies for p-channel 
devices in most processes.   
In the BSIM4 Level 0 model as given in [19], the 1/f noise current spectral density of 
a MOS transistor is given by 
 1/ 2
AF
F ds
f EF
ox eff
K IS
C L f
=  (2.46) 
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where AF and EF are usually equal to 1, KF is the empirical flicker noise constant, IDS is the 
quiescent current level, Cox is the gate oxide capacitance density, Leff is the effective 
transistor length, and f is frequency. 
 In contrast, there is nearly universal agreement in how the power spectral density of 
the thermal noise current should be modeled.   The power spectral density of the thermal 
noise current is often expressed in terms of the small signal transconductance gain of the 
MOS transistor, gm, and is expressed as 
 
8
3n m
S kTg=  (2.47) 
where T is the temperature in Kelvin and where k is Boltzmann’s constant.  
The small signal transconductance parameter gm can be expressed in terms of the 
quiescent operating point in different equivalent ways but for what follows here, gm will be 
expressed
 
as 
 2 dsm
EB
Ig
V
=  (2.48) 
 The mechanisms that contribute to 1/f noise and that contribute to thermal noise are 
assumed to be uncorrelated.  Thus the spectral density of the drain noise current in a MOS 
transistor is the sum of the spectral densities of the thermal noise and 1/f noise and can be 
expressed as 
 2
8
3
AF
F ds
n m EF
ox eff
K IS kTg
C L f
= +  (2.49) 
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The 1/f noise corner is the frequency where the 1/f noise equals the thermal noise.  It 
thus follows from (2.48) and (2.49) that the noise corner frequency, fNC is given by  
 
2
2
3 8 16
3
AF
F ds
ox eff F EB
NC
ox eff
m
K I
C L K Vf kT kT C Lg
= =  (2.50) 
From this expression, it is apparent that the noise corner decreases with increasing gate 
length and is also dependent upon the excess bias voltage, VEB. 
 Although thermal noise and 1/f noise is present at all frequencies, at frequencies 
below the noise corner the 1/f noise dominates the thermal noise and at frequencies above the 
1/f noise corner the thermal noise dominates the 1/f noise.  The RMS drain noise current of a 
transistor contributed by frequencies from a frequency fSTART to ∞ can be expressed as 
 [ ]START
START
nf ,
f
I = S dfRMS
∞
∞ ∫  (2.51) 
This can be written as 
 [ ]START
START NCn
n nf ,
f f
I = S df+ S df
NCnf
RMS
∞
∞ ∫ ∫  (2.52) 
From the observation that 1/f noise dominates at frequencies below the noise corner and that 
thermal noise dominates at frequencies above the noise corner, the noise current can be 
approximated by the expression 
 [ ]START
START NCn
f , 2
f f
8I df+ df
3
NCf AF
F ds
mRMS EF
ox eff
K I kTg
C L f
∞
∞ ∫ ∫  (2.53) 
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This expression modestly under-estimates the total RMS noise current but the estimation 
error is quite small.  From this expression, the first integral is the contribution of the 1/f noise 
and the second integral is the contribution of the thermal noise to the overall RMS noise 
current.  We can thus write the expressions 
 [ ]START
START
, ker f , 2
f
I df
NCf AF
F ds
RMS Flic EF
ox eff
K I
C L f∞ ∫  (2.54) 
and 
 [ ]START
NCn
f ,
f
8I df
3 mRMS Thermal
kTg
∞
− ∞ ∫  (2.55) 
and observe from (2.53), (2.54), and (2.55) that  
 [ ] [ ] [ ]START START START
2 2
f , ker f , f ,I I IRMS RMS Flic RMS Thermal∞ − ∞ − ∞+  (2.56) 
This concept will be generalized to obtain approximations for the flicker noise voltage and 
the thermal noise voltage at the output of the temperature sensor. 
 If a circuit is comprised of k transistors, then the power spectral density of the output 
voltage can be expressed as 
 ( ) 2P Pi
1
S = S
k
i
i
T jω
=
∑  (2.57) 
where Ti is the transfer function from the ith noise current source to the voltage output and SPi 
is the power spectral density of the ith noise current source.   
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The total RMS noise voltage due to all frequency components above a frequency fSTART is 
given by 
 [ ] ( )( )START
START
2
if ,
1f
V = S df
k
i
i
T jω
∞
∞
=
 
 
 
∑∫  (2.58) 
In a circuit comprised of k transistors, there may be k different noise corners, making it very 
difficult to break the integral in (2.58) up into different regions to obtain an analytical 
expression for the total RMS noise voltage.  It is also difficult to analytically separate the 1/f 
noise contributions from the thermal noise contributions.   For the purpose of determining an 
approximate expression for the combined 1/f noise contributions and the thermal noise 
contributions of all transistors, fMIN and fMAX are defined to be the minimum and the 
maximum of the noise corner frequencies of all k transistors.  With this approach, a 1/f 
(flicker) noise voltage and a thermal noise voltage due to all transistors are defined by the 
expressions  
 
( )MAX
START
2
f i
1
ker
f
H
V df
f
k
i
i
Flic
T jω
=
 
 
 
 
 
 
∑
∫  (2.59) 
 ( )
MIN
2
1f
8V df
3
ω
∞
=
 
 
 
∑∫ i
k
Thermal i m
i
T j kTg  (2.60) 
where 
 2=
i
dsiFi
ox eff
i
K IH
C L
 (2.61) 
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From (2.60), the thermal noise voltage can be equivalently expressed in terms of quiescent 
current parameters by the expression   
 ( )
MIN
2 dsi
1 EBif
I16V = df
3 V
k
Thermal i
i
kT T jω
∞
=
 
 
 
∑∫  (2.62) 
The total RMS voltage in the frequency band from fSTART to ∞ can thus be approximated by 
the expression 
 2 2Flicker ThermalV = V VRMS +  (2.63) 
If the small error introduced by separating 1/f noise and thermal noise is neglected, this 
expression for kerVFlic  is a modest over-estimate for the contributions of  the 1/f noise, and the 
expression for VThermal  is a modest over-estimate for the thermal noise.        
 In the context of a temperature sensor, what we are actually interested in is the RMS 
temperature error at the output due to the device noise in the MOS transistors.  If γ is defined 
to be the nominal sensitivity of the output voltage to temperature, that is,  
 OUT
V=
T
γ
∂
∂
 (2.64) 
Since the temperature sensors considered here are quite linear, it is not necessary to specify at 
which temperature the derivative in (2.64) is evaluated at.  It thus follows that the RMS noise 
temperature at the output can be expressed as 
 2 2ker
1T =RMS Flic ThermalV Vγ
+  (2.65) 
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FREQUENCY-DEPENDENT NOISE CHARACTERIZATION OF REVERSE WIDLAR 
SENSOR 
The reverse Widlar temperature sensor is shown in Figure 2-20.   
M1
M2M3
M4M5
VDD
V3 V2
V1
 
Figure 2-20: Reverse Widlar N-type temperature sensor 
A small-signal equivalent circuit that includes the parasitic capacitances is shown in Figure 
2-21.  In this model, the parasitic capacitances on each node are the sum of the appropriate 
gate-source and diffusion capacitances.  The gate-to-drain capacitances are assumed to be 
relatively small and thus are neglected. 
N1I
m1  GS1g V
N2I
m2  GS2g V
N3I
m3  GS3g V
 GS3V
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m4  GS4g V
N5I
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 1V
 2V 3V
2C
1C
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Figure 2-21: Frequency dependent noise model of the reverse Widlar temperature sensor 
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Summing currents at the three non-trivial nodes, the following set of equations are obtained. 
 
( ) ( )
( )
( )
m1  1 N1 m2  2  1 N2
m4  3 N4  2 m2  2  1 N2
m5  3 N5 m3  2 N3
1
2
3
g I g - I 0
g I g - I 0
g I g I 0
sC
sC
sC
+ + − − = 

+ + + + = 
+ + + + = 
V V V
V V V V
V V
 (2.66) 
Eliminating V3 yields 
 
( )
( )
m1 m2  1 m2  2 N1 N2
N5 m3  2 N3
m4 N4 2 m2  
1
22  1 N2
m53
g g g I I 0
I g I-g I g - I 0
g
sC
sC
sC
+ + − + − = 

  + +
+ + + + =  +  
V V
V
V V V
 (2.67) 
This simplifies to 
 
( )
( ) ( ) ( )
m1 m2  1 m2  2 N1 N2
m5 m5 m5
 2 m2 m3  1 m2 N2 N4 N3 N5
m4 m4
1
3 3 3
2
m4
g g g I I 0
g g gg g - g I I I I 0
g g g
sC
sC sC sCsC
+ + − + − = 

  + + +
+ − + + − + =  
  
V V
V V
 
 
 (2.68) 
To find V2, first eliminate V1 to obtain 
 
( ) ( ) ( )
( )( ) ( )( )
2m5 m5 m5
 2 m2 m3 m1 m2 m
3 3 3
2 1
3
1 1
2 m2 N1 N2
m4 m4 m4
m5
m1 m2 N2 N4 m1 m2 N3 N5
m4
g g gg g g g g g I I
g g g
g g g I I g g I I 0
g
sC sC sCsC sC
sC sC sC
  + + +
+ − + + − + −  
  
+
+ + + + − + + + =
V
 
 
 (2.69) 
It thus follows that V2 can be expressed as 
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 ( ) ( )
( ) ( )
m5 m5 m5 m5
m2 N1 m2 m1 m2 N2 m1 m2 N4 N3 N5
m4 m4 m4 m4
 2
2m5 m5
m2 m3 m1
3 3 3 3
1 1
3 3
2 1 m2 m2
m4 m4
g g g gg I g g g I g g I I I
g g g g
g gg g g g g
g g
sC sC sC sCsC sC
sC sCsC sC
     + + + +
− + − + + − + + − −     
     =
  + +
+ − + + −  
  
V
  
  (2.70) 
To find V1, first eliminate V2 to obtain 
 ( ) ( ) ( ) ( )
( ) ( )
3 3 32m5 m5 m5
m2 m3 m1 m2 m2  1 m2 m3 N1 N2
m4 m4 m4
m5
m2 N2 N4 m
2
2
1
N3 N5
m4
2
3
g g gg g g g g g g I I
g g g
g g I I g I I 0
g
sC sC sCsC sC sC
sC
    + + +
+ − + + − + + − −    
    
+
+ + − + =
V
 
 
 (2.71) 
It thus follows that V1 can be expressed as 
 
( )
( ) ( )
m5 m5 m5
m2 m3 N1 m3 N2 m2 N4 N3 N5
m4 m4 m4
 1
2m5 m5
m2 m3 m1 m2 m2
m4
3 3 3
m
2 2
3 3
2 1
4
g g gg g I g I g I I I
g g g
g gg g g g g
g g
sC sC sCsC sC
sC sCsC sC
      + + +
− + − + − − − −      
      =    + + + − + + −  
    
V
 
 
 (2.72) 
 
To express the small-signal parameters in terms of design variables, the following 
relationships will be used.  The small-signal parameters can be expressed either in terms of 
excess-bias voltages or device sizing ratios.  
 D4Q D5QI = MI  (2.73) 
 DQ2D1Q D3QI =I MI=  (2.74) 
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 DD D1Q
(1+M)P=V I
M
 (2.75) 
 
( )m1 EB1 B
D1Q
DD E 1
2I 2PMg = =
V V V 1+M
 (2.76) 
 D5Qm5
m4 D4Q
Ig 1= =
g I M
 (2.77) 
 m2 1 2 1
m1 2 1 2
g V= =
g V
EB
EB
W L
W L
 (2.78) 
 m3 3 11
m1 3 1 3
g V1= =
g M V
EB
EB
W L
MW L
 (2.79) 
It will now be assumed that the gate-source capacitance of the devices, CGS , is the dominant 
component of  C1, C2, and C3.  These gate-source capacitances can be expressed as 
 
2
2
2
2 2 4
3 3 3
DQ
GS OX OX
EB
IW LC C WL C L
L Vµ
= = =   (2.80) 
And, the small signal transconductance can be expressed as 
 m OX EB
Wg C V
L
µ=  (2.81) 
The transition frequency of each transistor can be expressed as 
 2
3
2
m EB
T
GS
g V
C L
µ
ω = =  (2.82) 
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Then, 
 
21 1
1 1
11 1 1
1
1
2
2 1 13
3
OX
m n EB T
n OX EB
C W LC L
Wg VC V
L
µ ωµ
= = =  (2.83) 
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2 3 3
DQ DQ
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EB
I ILL
V VC LL MMIg V V M M
V
µ µ
µ µ ω
+
  +
= = + =  
 
 (2.85) 
Substituting into the expression for V1 in (2.72) yields  
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( ) ( )
( )
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4 2 3 3
2
2 3 3
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N1
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2
N
4 4
2 N4 N3 N5
3
4
 1 1
1 11
1 1 1
V1 1 I
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1
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T T T EB
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  (2.86) 
Following the notation used in equation (2.57)(2.49), the term multiplying each noise current 
is the transfer function from that current source to the output V1.  Denoting the transfer 
function from the kth noise source to V1 as Tk1(s), it follows that these transfer functions can 
be expressed as: 
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It can be observed that all transfer functions have a low-pass characteristic.  Though these 
transfer functions all have the same denominator polynomial, evaluation of thee transfer 
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functions depends upon three values of ωT which may differ from one design to the next.  In 
an attempt to simplify the transfer functions a bit, a new approximate transfer function 1ˆ ( )kT s    
is defined for each of the transfer functions 1( )kT s  by setting 1 2 3 4T T T T Tω ω ω ω ω= = = =  in 
each of these transfer functions.  If the ωTk  values are close to each other and if ωT  is 
selected so that it is close to these values as well, then the approximate transfer functions 
1
ˆ ( )kT s  will not differ significantly from 1( )kT s .  If there are appreciable differences in the ωT  
values, then the approximate transfer functions will differ somewhat from the actual transfer 
functions.   In the next section, the value of ωT  will be set to be the maximum of { 1ωT , 2ωT ,
3Tω , 4ωT }.  The rationale of this selection of ωT  is that the flicker noise will be modestly over 
estimated.  It thus follows that   
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The complex value of these transfer functions can be obtained by substituting s jω= . 
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Assuming all noise sources are independent (no correlation with each other), it now follows 
from (2.57) that the spectral density of the output voltage is given by the expression. 
 2 2 2 2 21 1 2 3 53 4 541 2( ( ( () ) ) () )OUT S SS T j T j T j T j jS TS Sω ω ω ω ω= + + + +  (2.102) 
 2
8
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n m EF
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K IS kTg
C L f
= +  (2.103) 
And, the spectral density at the output can be approximated by the expression 
 
2 2 2 2 2
1 11 21 31 2 3 4 51 41 51) ) )ˆ ˆ ˆ ˆ ˆ ˆ( ( )( ( ()OUTS T j T j T j TS S S S T Sj jω ω ω ω ω= + + + +  (2.104) 
The product of the transfer function magnitude squared and the corresponding noise spectral 
density represents the output-referred contribution due to each of the noise sources.  For 
notational convenience, the output referred contribution to the spectral density due to each 
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noise source will be denoted as 1kS  and the approximate spectral densities as 1ˆkS . With 
this notation, it follows from (2.57) that the output spectral density is given by 
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and the approximate spectral density is given by 
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The approximate terms  11 21 31 41 51, , ,ˆ ˆ ˆ ,ˆ ˆS S S S S  are given by   
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Up to this point, the spectral densities have been expressed in terms of the excess bias 
voltages, P, ωT, and M.  For analytical purposes, it may also be useful to express the spectral 
densities in terms of the design variables.  The relationship between the excess bias voltages 
and the W/L ratios are: 
 1 2 1
2 1 2
V =
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EB
W L
W L
 (2.112) 
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Thus, in terms of the W/L ratios, M, and P, the spectral densities of (2.107) – (2.111) can be 
expressed equivalently as; 
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 These expressions are then used to predict the noise performance of the circuit by 
evaluating the design parameters.  We will now bring to closure this noise analysis in the 
context of the Reverse Widlar temperature sensor.  From (2.57), the spectral density of the 
output can be expressed as 
 ( )
5 2
OUT1 i
1
S = Si
i
T jω
=
∑  (2.121) 
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and the approximate spectral density at the output is given by 
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∑  (2.122) 
From (2.58), (2.64), and (2.65), the RMS noise temperature is given by 
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From an extension of (2.54) and (2.55), the flicker and white RMS noise temperatures can be 
approximately expressed as 
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where fNCH is the highest of the noise corner frequencies and where fNCL is the lowest of the 
noise corner frequencies. 
 Since the pole frequencies of the transfer functions are typically somewhat higher 
than the noise corner frequencies, the lowpass transfer functions do not differ much from 
their dc values so the flicker noise temperature can be expressed as 
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Finally, the expressions in (2.123) – (2.126) can be simplified somewhat by replacing the 
transfer functions  1( )ωkT j  with the approximate transfer functions 1ˆ ( )ωkT j .  
 
ANALYTICAL AND SIMULATION RESULTS OF N-TYPE REVERSE WIDLAR 
TEMPERATURE SENSOR 
The N-type 5T temperature sensor from [17] is used for the noise analysis.  The 
following table shows the device sizes. 
Table 2-3: Transistors size for P-type reverse Widlar temperature sensor 
Transistor M1 M2 M3 M4 M5 
Size (µm) 1
1
2 7
0.4
W
L
×
=  2
2
2 5
0.4
W
L
×
=  3
3
0.3
0.9
W
L
=  4
4
4.5
0.9
W
L
=  5
5
4.5
0.9
W
L
=  
 
The analytical noise expression for the spectral density at the output has been 
evaluated and compared with the simulation output from Cadence SPECTRE.  These 
comparisons are shown in Figure 2-22.  In the SPECTRE simulation, the key noise model 
parameters were 𝐾𝐹𝑛 = 5.9 × 10−28 𝑉2𝐹 , 𝐾𝐹𝑝 = 7.8 × 10−26 𝑉2𝐹 , 𝐴𝐹𝑛 = 1.0, 𝐴𝐹𝑝 = 1.4, 
𝐸𝐹𝐹𝑛 = 0.8, and 𝐸𝐹𝐹𝑝 = 1.1.  In the analytical analysis, the transfer function approximation 
was used where { }1 2 3 4max , , ,T T T T Tω ω ω ω ω=  where 2T Tfω π= .  In this design, the values 
for these parameters were 𝑓𝑇1 = 484 𝑀𝐻𝑧,𝑓𝑇2 = 486 𝑀𝐻𝑧,𝑓𝑇3 = 240 𝑀𝐻𝑧 𝑎𝑛𝑑 𝑓𝑇4 =1.81𝐺𝐻𝑧.   
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Figure 2-22: Output noise power spectral density for N-type 5T temperature sensor 
 
From this analysis, it can be observed that the analytical approximations agree closely with 
the simulation results throughout the flicker noise region.  There is a modest difference in the 
thermal noise region but in this structure, the noise performance is dominated by the flicker 
noise. 
 The time-domain RMS noise temperature  was obtained for different operating times, 
TOPP,  by taking the integral given in (2.123) of the output noise PSD from 1START
OPP
f T= to 
1GHz.  The parameter γ for this design was γ=0.918mV/K.  The integral was stopped at 
1GHz because the total noise contribution at higher frequencies is negligible since the filter 
rolls of the high-frequency thermal noise contributions above 1GHz.  Specifically, this 
integral was 
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The results are shown in Figure 2-23 where the time on the horizontal axis is the operation 
time, TOPP . 
 
Figure 2-23: RMS noise temperature of the N-type 5T temperature sensor in time domain  
 
From the plots, it can be inferred that the N-type 5T temperature sensor will have RMS noise 
temperature of 0.26°C over the period of 10 years if operated continuously at 100oC for the 
10 years..  Its effects will be somewhat lower if operated at a lower average temperature.  
This shows that the flicker noise can affect the temperature sensing performance of the 
circuit below 1°C error.  Hence, to keep the noise level down (e.g. as low as 10% of nominal 
1°C error) and assuming that all noise sources are dominated by flicker noise, the transistors 
sizing must be large enough to appropriately limit the flicker noise spectral density.  As such, 
trade-offs will be made to attain low noise while keeping the overall circuit area small. 
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CHAPTER 3 MULTI-THRESHOLD TRANSISTORS CELL FOR LOW VOLTAGE 
TEMPERATURE SENSING APPLICATIONS A paper submitted to the 54th IEEE International Midwest Symposium on Circuits and Systems 
Authors: Sheng-Huang Lee, Chen Zhao, Yen-Ting Wang, Randall Geiger, Degang Chen 
3.1 ABSTRACT 
A new Low Voltage CMOS temperature sensor with low supply sensitivity is 
introduced.  Though operation over a large temperature range is possible, this structure is 
particularly useful in power/thermal management applications where a rather narrow 
temperature band is of most concern.  The sensor is based upon a multi-threshold 4 transistor 
cell and uses the temperature dependence of  the threshold voltages to sense temperature. The 
low headroom requirement of the structure allows for very low voltage operation or practical 
cascoding at nominal supply voltages to further reduce the supply voltage sensitivity. With 
proper device sizing, a very linear relationship between output voltage and temperature is 
achieved.  Simulation results show that the temperature linearity is robustness to process 
variations and the cascoded implementation has excellent insensitivity to the power supply 
voltage.  The circuit has been implemented in a 65nm digital process with multiple threshold 
voltages devices. Simulation results show a temperature nonlinearity of less than 0.5°C over 
the temperature range of 100~150°C. 
 
66 
 
3.2 INTRODUCTION 
As feature sizes in new CMOS processes continue to decrease and circuit 
complexities increase, packaging densities and local power densities of many integrated 
circuits (ICs) are increasing. This increases the temperature either locally or across the die 
and causes changes in circuit performance.  If the temperature becomes too high, the IC will 
fail and/or lifetime will be degraded. To manage these problems, on-chip power/thermal 
management that includes continuous on-chip monitoring of temperature at multiple critical 
locations on a die is becoming commonplace.  Low cost, small die area, good accuracy, low 
power dissipation, and negligible self-heating are key requirements in these integrated 
temperature sensor arrays. Inherent in these requirements is minimal dependence on 
variations in the power supply voltage. 
There are several methods to build an on-chip temperature sensor. The most tradition 
and most common approach exploits the temperature-dependent electrical characteristics of 
the pn-junction to generate a voltage or a current that varies with temperature [22].  Many of 
those reported consume substantial silicon area and have significant power requirements.  
Temperature sensors that utilize the temperature dependence of the threshold voltage of MOS 
transistors have also been discussed in the literature [17] [23]. Recently, a time-to-digital-
converter based approach to measuring temperature was introduced.  Those in this class 
discussed in [24] utilize the temperature dependence of both the CMOS threshold voltage 
and mobility to obtain the thermal information. The linearity of the time-to-digital converter 
based temperature sensor structures that have been reported is modest and the area required 
for the implementations is substantial.   
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In previous work [17] by the authors, a highly linear compact on-chip threshold 
voltage based temperature sensor using the reverse Widlar current mirror was introduced.  
An implementation of this structure in which a device sizing strategy that reduced 2nd and 
3rd order temperature nonlinearity in the temperature transfer characteristics was discussed.    
Although the structure has low supply voltage sensitivity, it could be improved by increasing 
the output impedance of the current sources and cascoding the outputs is the most common 
way of doing this.  Unfortunately, in low-voltage processes, there is not enough headroom in 
this structure for cascoding. 
A low-voltage supply-insensitive 4-transistor CMOS threshold-based temperature 
sensor that relies on the temperature dependence of two NMOS (or PMOS) transistors with 
different threshold voltages that are native in newer digital processes is presented in this 
chapter.  The temperature sensor is implemented in a 65nm digital process with native 
multiple threshold MOS devices. In contrast to most other threshold-based references and 
temperature sensors, the 4-transistor sensor has a single stable equilibrium point and thus 
does not require a start-up circuit. When operating at the nominal supply voltage of 1.2V in a 
65nm process, the structure has enough excess voltage headroom for full cascoding.  With 
cascoding, the 8-transistor (excluding biasing transistors) temperature sensor has even better 
supply insensitivity. 
Architecturally, the 4-transistor dual-threshold cell has previously been used to 
realize a low voltage strong-inversion/weak-inversion temperature insensitive current 
reference [25] [26].   
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3.3 THRESHOLD VOLTAGE REFERENCE CIRCUIT 
M4
M1
M3
M2
VDD
VSS
ID1 ID2VO
M2 has higher VT 
than M1
 
Figure 3-1: Schematic of proposed dual-VT temperature sensor circuit 
The proposed temperature sensor is shown in Figure 3-1.  This circuit is made 
functional by having two different threshold voltages in either the n-channel transistor pair or 
the p-channel transistor pair.  In the following discussion, it will be assumed that the n-
channel devices have different threshold voltages. 
 
3.4 CIRCUIT ARCHITECTURE TRANSFER CHARACTERISTICS 
The circuit in Figure 3-1 can be viewed as two cascaded inverters in a loop.  In order 
to determine the stable operating point of the circuit, the loop can be broken at the VO node, 
as shown in Figure 3-2, and the analytical transfer characteristics of the cascaded inverter 
pair can be obtained.  If the loop is broken between M3 and M4, similar transfer 
characteristics (referenced to VDD) can be observed. 
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M4
M1
M3
M2
VDD
VSS
VIN
V’OUT
M2 has higher VT 
than M1
VOUT=V’IN
 
Figure 3-2: Cascade of n-channel/p-channel input inverters 
 
Using the ideal square-law model and neglecting the output conductance effect, a 
straightforward analysis of the first inverter stage yields the following analytical expressions 
at 3 possible operation regions: 
M1 cutoff, M3 saturated 
 1  ,DD TpO IN TnV V V for V V= + <  (3.1) 
M1 saturated, M3 saturated 
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M1 triode, M3 saturated; VOUT satisfies the equation  
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where the parameter θ1 is defined as 
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1 3
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L µ
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µ
=  (3.4) 
Similarly, the second inverter stage with an input VIN2=VO1 is governed by the following 
operation regions: 
M4 cutoff, M2 saturated 
 2 2 4,O Tn IN DD TpV V for V V V= > +  (3.5) 
M4 saturated, M2 saturated 
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 (3.6) 
M4 triode, M2 saturated; VOUT satisfies the equation 
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 (3.7) 
where the parameter θ2 is defined as 
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The loop gain, AVL, of the cascaded inverter pair is the product of the small signal voltage 
gain of each stage.  When all transistors are operating in saturation, the individual gains are 
given by: 
 1 1 313
3 3 1
m n
V
m p
g W LA
g W L
µ
µ
= = ⋅  (3.9) 
 4 4 242
2 42
pm
V
m n
g W LA
g W L
µ
µ
= = ⋅  (3.10) 
Then 
 1 43 213 42
3 1 2 4
VL V V
W L W LA A A
W L W L
= ⋅ = ⋅  (3.11) 
The operating point of the two inverter loop is at the intersection of the transfer 
characteristics of the two inverters and the unity slope line defined by VO2=VIN. If more than 
one intersection occurs, a start-up circuit is needed to select a single stable equilibrium point.  
To maintain a low sensitivity to the supply voltage in this circuit, it is necessary that all 
transistors are operating in the saturation region.  The transfer characteristics of the inverter 
pair will now be considered under two scenarios; when the n-channel transistors are the same 
and when they are different. 
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3.4.1 Single Threshold Voltage 
V’OUT
VIN
VDD
VDD
VTn
VTHn
1
1
1
M1 Sat, M3 Sat
M2 Sat, M4 Sat
1
AVL > 1 AVL < 1
Possible operating point
M1 Cutoff, M3 Sat
M2 Sat, M4 Cutoff
M1 Triode, M3 Sat
M2 Sat, M4 Triode
 
Figure 3-3: Transfer characteristics of inverter pair with single n-channel threshold voltage 
 
In the first scenario, assume that the threshold voltage of the n-channel input 
transistor of the first inverter, VTHn1 to be equal to the n-channel load transistor of the second 
inverter, VTHn2.  The threshold voltages for both p-channel transistors are also assumed to be 
equal to each other.  Figure 3-3 shows the resulting transfer characteristics under different 
sizing conditions.   For a saturation region loop gain of less than 1, the transfer curve only 
intersects with the unity loop gain locus at VIN equals to VTHn1, which is not a viable 
operating point because the transistors are operating in the weak-inversion or cutoff region.  
For loop gain of more than 1, the transfer curve intersects at two points; one when the 
transistors are cutoff and the other when one of the transistors is in the triode region.  The 
latter intersection is not a viable operating point because one of the transistors is operating in 
the triode region which will not provide the required low sensitivity to VDD. 
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3.4.2 Dual Threshold Voltage 
V’OUT
VIN
VDD
VDD
VTn1
VTn1
VTn2
1
1
1 1
1
AVL > 1 AVL = 1
AVL < 1
Possible operating point
M1 Sat, M3 Sat
M2 Sat, M4 Sat
M1 Cutoff, M3 Sat
M2 Sat, M4 Cutoff
M1 Triode, M3 Sat
M2 Sat, M4 Triode
 
Figure 3-4: Transfer characteristics of inverter pair with dual n-channel threshold voltage (VTn1<VTn2) 
 
In the second scenario, the threshold voltage of the n-channel input transistor of the 
first inverter, VTHn1, is selected to be less than that of transistor M2.  The threshold voltages 
for the p-channel transistors are again assumed to be equal to each other.  Figure 3-4 shows 
the resulting transfer characteristics of the inverting pair with two different n-channel 
threshold voltages.  For a saturation region loop gain that is larger than 1, the transfer curve 
has a unique intersection point on the unity loop gain curve but at this intersection one or 
more transistors are operating in triode region.  As in the previous scenario, this is not a 
practical design because the sensitivity to VDD will be large.  For a saturation region loop 
gain that is less than 1, there exists a unique intersection point between with the unity loop 
gain locus where all transistors are operating in the saturation region.  This provides a useful 
operating point in which the output node voltage is insensitive to VDD.  In addition, since 
there is only one stable equilibrium point in this case, there is no need for a startup circuit to 
establish the desired operating point. 
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The threshold voltage difference will be dictated dominantly by what devices are 
available in a process though bulk bias may also be used advantageously to help manage the 
threshold differences.  In general, small threshold differences will require saturation region 
gains close to unity resulting in high sensitivities to model and design parameters whereas 
design constraints will be relaxed if the threshold differences. 
 
 
3.5 THRESHOLD VOLTAGE REFERENCED OUTPUT 
The output voltage for the 4-transistor temperature sensor of Figure 3-1 will now be 
derived.  Assuming a square-law model and ignoring output conductance effects, the left and 
right branches have drain currents given by the expressions: 
 211 1
1
( )
2
n ox
D O Tn
C WI V V
L
µ
= −  (3.12) 
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where M is the current-mirror gain of the p-channel transistors pair. 
A set of three simultaneous equations (3.12)–(3.14) with the unknown variables {ID1, ID2, and 
VO} are then solved to obtain an expression of VO: 
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From (3.15), it can be observed that the output voltage is a weighted linear difference 
between the threshold voltages VTHn1 and VTHn2 and is independent of VDD.   
The temperature dependent threshold voltage model that is widely used in circuit 
simulators [19] is given in (3.16) 
 1( ) ( ) 1 2 1TH bse f
eff
fTH
KT L TV T V TNOM KT KT V
L TNOM
   = + + + ⋅ ⋅ −       
 (3.16) 
where TNOM is the nominal temperature usually set at 300K; KT1, KT1L, and KT2 are 
process dependent constants; Leff is the effective length, and Vbseff is the effective bulk to 
source voltage.  Circuit implementations may result in a weak temperature dependence of 
Vbseff but in the temperature sensor of Figure 3-1, all bulks are source connected.  Thus, in 
this circuit, if follows from (3.15) and (3.16) that with the simplified square law model, the 
output voltage is linearly dependent on temperature and thus this circuit serves as a linear 
temperature sensor.  The finite output impedance of the device degrades linearity and 
introduces a modest VDD sensitivity.  Analytical expressions for the effects of output 
impedance on linearity are unwieldy.   
 
3.6 DESIGN FOR HIGH TEMPERATURE SENSING APPLICATIONS 
Two temperature sensor circuits (regular and cascode) based upon the 4-transistor cell 
of Figure 3-1 were designed in a 65nm multiple-VT digital process. The nominal supply 
voltage in the process is 1.2V. The sensor was designed to operate in the high temperature 
range between 100°C and 150°C.  The nominal temperature was defined to be 125°C.  The 
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nonlinear error of the sensor, expressed in °C, is the difference in the measured temperature 
and the end-point fit line temperature.  The  temperature integral nonlinearity error (TINL) 
in °C at the output node of the sensor is defined as 
 ( ) ( ) ( ) ( )100 150 0 0
50max -
150 - 100o o
o
o OFIT o oC T C
CTINL V T V T
V C V C< <
 
   =     
 
 (3.17) 
where VOFIT(T) is the output end-point fit line to the two points VO(100°C) and VO (150°C). 
 
3.6.1 Devices Sizing Strategy 
Given the availability of multiple-VT devices in the CMOS process, a low-VT NMOS for M1 
and a high-VT NMOS for M2 are chosen, such that the threshold voltages VTn1 and VTn2 are 
as far apart as possible.  The PMOS pair for the current mirror, M3 and M4 will use devices 
of the same VT.  To achieve loop gain of less than 1, we set the current mirror PMOS pair 
W/L ratio to be at least 3 times larger than the largest of M1 and M2 based on (9) and (10), 
assuming that the mobility ratio of the electrons to the holes is approximately 3.  Both M1 
and M2 NMOS device sizing will determine the current level of the circuit such that the total 
current will decrease for smaller W1/L1 and larger W2/L2, and vice versa.  A good suggested 
starting point is to set both output node voltages to be near VDD/2, such that both the VDS of 
NMOS and PMOS are large to keep them in strong inversion.  This can be done by adjusting 
the loop gain of each branch. 
To reduce the temperature nonlinearity of the circuit, a numerical optimization procedure can 
be operated as follows: 
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I. Vary W2 by a certain amount ΔW2, such as 20% of the initial size, and find out the 
sensitivity of output temperature error with respect to the width’s change.  If the error 
decreases, replace the initial W2 with the new value. 
II. Similarly, vary W1 using the approach in step I.   
III. Repeat step I and II alternately that will lead to a local minimum of the temperature 
error.  Keep watch of the nominal current level of the circuit as the sizing variation of 
M1 and M2 may drastically increase or decrease the total current level. 
IV. Iterate step III as many times necessary until the temperature error does not have 
significant improvement.  Then, consider tuning the size of the PMOS current-mirror 
and scaling the lengths of M1 and M2. 
 
3.6.2 4-transistors N-Type Temperature Sensor 
Device sizes for a realization of the 4-transistor temperature sensor are given in Table 
3-1.  Process corner simulations and supply variations were run to predict linearity robustness 
over process and supply variations compared to typical (TT) operation.  Results appear in 
Figure 3-5. Corners are designated as (FF: Fast NMOS Fast PMOS, SS: Slow NMOS Slow 
PMOS, FS: Fast NMOS Slow PMOS, SF: Slow NMOS Fast PMOS) and ±10% supply 
variations around nominal VDD of 1.2V as (L=Low, N=Nominal, H=High).   
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Figure 3-5: Simulated 4T (a) output voltage and (b) temperature error at different process corners and ±10% 
variation over nominal VDD of 1.2V 
 
The maximum temperature nonlinearity error at typical conditions is 0.0546°C across 
the temperature range between 100°C and 150°C and the worst-case maximum temperature 
error of 0.24°C occurs at the FS corner with a low supply voltage.  The nominal temperature 
coefficient is -0.77mV/°C. 
At TT, the maximum output variation with ±10% supply voltage variation is 9.18mV.  
This level of supply variation would cause an additional and much larger temperature error of 
11.9°C if VDD varies with time, i.e. noisy supply due to digital switching, temperature 
dependent supply etc.  This is due primarily to the limited output impedance of the MOS 
transistor. 
The transfer characteristics of the 4-transistors circuit are also simulated over all 
process corners and VDD variation of ±10%, as shown in Figure 3-6.  Looking at the family 
of curves, it seems that there is always a single crossing point with the unity loop gain locus.  
This shows that the circuit has only one stable equilibrium point over all process corners and 
VDD variation, thus startup circuit is not required. 
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Figure 3-6: Simulated transfer characteristics of the 4T temperature sensor 
 
3.6.3 Cascode N-Type Temperature Sensor 
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M4
VDD
VSS
M11
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VbA
VbB
VbC
Vo
VoVo
VbA
VbC
M2 has higher VT 
than M1
Cascode Bias
VbB
Cascode Bias
 
Figure 3-7: Schematic of cascode temperature sensor with biasing transistors 
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The circuit of Figure 3-1 has enough headroom to allow for complete cascoding.  
This will significantly reduce the supply voltage sensitivity.  A complete schematic of the 
cascoded n-type temperature sensor including bias generators is shown in Figure 3-7. 
 
Figure 3-8: Simulated cascode (a) output voltage and (b) temperature error at different process corners and ±10% 
variation over nominal VDD of 1.2V 
 
Device sizes for an implementation of the cascode temperature sensor are given in 
Table 3-1.  The cascode circuit was simulated under the same conditions as the 4-transistors 
circuit and the results are shown in Figure 3-8.  The maximum temperature error at TT is 
0.18°C over the temperature range between 100°C and 150°C. The worst-case maximum 
temperature error of 0.44°C over process and supply variations occurs at the FS corner with a 
low supply voltage.  At TT, the maximum output voltage variation is 314μV and this would 
introduce an additional temperature error of 0.33°C if VDD varies ±10% from its nominal 
value.   
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In addition, the noise performance of the 4-transistors cell is investigated.  Detailed 
derivations can be found in Appendix 3B.  The noise spectral density is shown in Figure 3-9. 
 
Figure 3-9: Output noise power spectral density for multi-VT 4T temperature sensor 
 
 The time-domain noise performance plot is then obtained by taking the integral of the 
output noise PSD from 10MHz to range of frequencies corresponding to the equivalent time 
periods.  The results are shown in Figure 3-10. 
 
Figure 3-10: RMS noise temperature of the multi-VT 4T temperature sensor in time domain  
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From the plots, it can be inferred that the multi-VT 4T temperature sensor will have 
RMS noise temperature of 0.56°C over the period of 10 years.  This shows that the flicker 
noise is quite high for small feature size process and can significantly affect the temperature 
sensing performance (56% of 1°C error).  Hence, the transistors size cannot be too small, 
thus compromise must be made for small-area design.    
Overall performance of the two temperature sensors is shown in Table 3-1.  It can be 
seen that the active area is very small and the total power dissipation is very low. 
These simulation results are based upon the linear temperature dependent model of 
the threshold voltage that is widely used in many simulators.  Some higher-order 
nonlinearities in the temperature dependence of the threshold voltage do exist and will cause 
additional degradation in linearity. 
 
3.7 CONCLUSIONS 
A low-voltage supply-insensitive 4-transistor CMOS threshold-based temperature 
sensor that relies on the temperature dependence of two NMOS (or PMOS) transistors with 
different threshold voltages was introduced.  A fully cascoded extension of this circuit was 
presented that has even lower power supply sensitivity.  Neither structure requires a start-up 
circuit.   The active area of both structures is small and the power dissipation is also very low.  
Simulation results suggest that these structures can be used as temperature sensors for 
power/thermal management.   
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Table 3-1: Summary of Performance 
Specification Performance 
Process 65nm 
Voltage Supply 1.2V 
Temperature Range 100~150˚C 
Parameter 4T Cascode 
Estimated Active Area (μm2) 54 96 
Nominal power consumption (μW) 11.0 5.12 
Temperature Coefficient (mV/ ˚C) -0.77 -0.96 
Max. Temp. INL (˚C) at Typical 0.055 0.18 
Max. Temp. INL (˚C) at Worst Case 0.24 0.44 
Supply Sensitivity over ±10% 
Variation at Typical (˚C) 
11.9 0.33 
Sizing Information 
4T sizing (µm): W1(0.3), W2(4.8), W3,4(1.5), All L(1) 
Cascode sizing (µm): W/L1(0.15/2.5), W/L2(3.2/4), 
W/L3,4(0.15/0.3), W/L5,6(0.15/0.25), W/L7,8(0.75/0.25) 
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APPENDIX 3A  POWER SUPPLY EFFECTS ON INTEGRATED MULTI-VT 
TEMPERATURE SENSORS 
 In this appendix an analytical formulation of the effects of the supply voltage on the 
temperature output of the multi-VT 4-transistors circuit will be discussed.   
 
BASIS MULTI-VT TEMPERATURE SENSOR ANALYSIS 
Consider initially the temperature sensor shown in Figure 3-11.  A small-signal equivalent 
circuit that will be used to determine the effects of supply voltage variations on the 
temperature sensor output is shown in Figure 3-12. 
M4
M1
M3
M2
VDD
VSS
ID1 ID2V1
M2 has higher VT 
than M1
V2
 
Figure 3-11: Basis multi-VT temperature sensor 
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Figure 3-12: Small-signal equivalent temperature sensor of Figure 3-11 
 
In the following analysis, a script font will be used to denote small-signal voltage variables.  
It follows from KCL that: 
 
( )
( )
1 2 4 2 2 4 4 4
2 1 3 1 1 3 3 3
+ + + = 

+ + + = 
o o m gs m gs o DD
o o m gs m gs o DD
g g g g g
g g g g g
V V V V
V V V V
 (3.18) 
In these equations, the gate-source voltages are given by 
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Substituting (3.19) into (3.18), two equations are obtained. 
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These can be rewritten as 
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Eliminating V2 yields the single equation 
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This can be solved to obtain the expression 
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Expanding the expression then yields 
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It is difficult to get much insight into how large this gain or attenuation is because of 
the high level of interdependence between the small signal variables in (3.24).   It will now 
be assumed that all output conductances are small compared to any  transconductances in  the 
numerator and denominator given in (3.24).  Of course, there is some risk at making this 
assumption since a difference of two functions appears in the denominator of (3.24).  So, 
after making this assumption, it will be necessary to show that the difference in the 
denominator of (3.24) is large compared to the output conductances. 
With this assumption, it follows that  
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A relation between the large signal and small signal parameters will now be made. 
Specifically, for each device it will be assumed that  
 o DQg =λI  (3.26) 
 DQm
EB
2I
g =
V
 (3.27) 
where IDQ is the quiescent drain current and VEB is the quiescent excess bias voltage.  Now  
define the mirror gain of the p-channel current mirror to be M.  It thus follows that 
 2 1D Q D QI MI=  (3.28) 
The excess bias voltages of the n-channel transistors can be expressed as 
 1 1 1= −EB Q THnV V V  (3.29) 
 22 2= −QEB THnV V V  (3.30) 
where V1Q and V2Q are the quiescent values of the voltages V1 and V2. 
Substituting from (3.26), (3.27), (3.28), (3.29) and (3.30) into (3.25) yields 
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Assuming that M3 and M4 are matched to achieve mirror gain M=1, the following expression 
is obtained: 
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 (3.32) 
For convenience define the parameter α as 
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It thus follows that  
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The parameter α is generally much less than 1 (for VTHn2 > VTHn1) so the denominator in 
(3.34) is not small, justifying the assumption that we could neglect all go terms in the 
denominator of (3.24). 
It might be useful to provide a bit more insight into what (3.34) shows.  This equation can be 
expressed equivalently as 
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If we assume that λ1=λ4=λ, it follows that  
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We thus have a relationship between the power supply gain and the small signal parameters 
which is repeated as: 
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This power supply gain can be quite small provided α is not too close to 1.  But it can be 
made really small by a judicious design choice of α.  The magnitude of the coefficient of 
go1/gm1 in (3.37) for different values of α is shown in Figure 3-13. 
 
Figure 3-13: Magnitude of coefficient in (3.37) 
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From the plot, it can be observed that when α is less than 0.33, the magnitude of the 
coefficient will be less than 1.  Since the term go1/gm1 in (3.37) is typically much less than 1, 
it follows from (3.33) that we will have better VDD insensitivity if we set 𝑉𝐸𝐵2  <  0.3𝑉𝐸𝐵1. 
 Although the magnitude of the power supply gain can be made quite small by 
judicious choice of the parameter α, it can be made much smaller by cascoding.  And, if 
cascoding is used, the constrains on α can be relaxed.  Cascoding is discussed in the 
following section. 
 
CASCODED MULTI-VT TEMPERATURE SENSOR ANALYSIS 
The issue of cascoding also deserves attention.   Although  cascoding decreases the supply 
voltage headroom budget, it can be shown that the 4-transistor temperature sensor of Figure 
3-11 has enough headroom that full cascoding is practical even when operating with very low 
supply voltages.  A fully-cascoded variant of the multi-VT 4-transistor temperature sensor is 
shown in Figure 3-14 where all transistors have been cascoded.  Note that full cascoding is 
not necessary as from (3.25), cascoding only transistors M1 and M4 is sufficient to derive 
near maximum  benefit and still have a bit more headroom. 
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Figure 3-14: Cascoded Multi-VT Temperature Sensor 
The cascoded transistor pairs have an equivalent small-signal transconductance and output 
conductance given by 
 mcc mg g=  (3.38) 
 ococc o
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gg g
g
 
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 (3.39) 
It thus follows directly from (3.25) that the output voltage for the cascoded structure can be 
expressed as 
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In terms of the large signal operating parameters, it follows that  
 
4 1 1
1 3 4
2 3 1 4
4 4 1
1 14
λ λ λ λ
+
 
− 
 

EB c EB c
EB EB
DD
EB EB EB EB
c cV V
V V
V V V V
V
V
 (3.41) 
Assuming that M3 and M4 are matched to achieve mirror gain M=1, the following expression 
is obtained: 
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As expected, the cascoding reduces the gain from VDD significantly.  
If assuming that λ1=λ4= λ1c=λ4c=λ and VEB1=VEB1c=VEB4=VEB4c, and defining the  parameter 
α as in (3.33), it follows that:  
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This can now be expressed in terms of small signal parameters as 
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The gain from VDD is decreased by approximately a factor of go1/gm1 compared to what was 
obtained in the original 4-transistor circuit. 
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 As discussed in Appendix 2A, the dc biasing voltages for the cascode transistors need 
to be generated and the biasing circuits themselves  may be affected by the supply voltage 
variation.   Fortunately, it can be shown that there are practical cascode biasing circuits in 
which  the gain from the biasing voltage on the gates of the cascode transistors to the output 
is quite small  One method of generating the cascode biasing voltages is to use the self-bias 
approach whereby currents from the core sensor itself are mirrored to a biasing circuit to 
form the biasing voltages.  This is one practical method for biasing characterized by low 
sensitivity from the supply voltage to the cascode biasing voltages.  This approach to biasing 
is discussed in the appendix to Chapter 4.  Of course, with this approach, it is necessary to 
verify that the self-biasing circuit does not introduce multiple stable equilibrium points.    
  
94 
 
APPENDIX 3B NOISE ANALYSIS ON MULTI-VT TEMPERATURE SENSOR 
The analysis in this appendix is similarly to that which was presented in Appendix 2B.  
Essentially the approach for the 5-transistor temperature is adapted to be applicable to the 
multi-VT 4-transistor sensor in this appendix.  Since only four transistors comprise this 
temperature sensor, the noise analysis is actually somewhat less involved. 
 
FREQUENCY-DEPENDENT NOISE CHARACTERIZATION OF MULTI-VT 
TEMPERATURE SENSOR 
A small-signal equivalent circuit that includes the parasitic capacitances and the 
device noise sources is shown in Figure 3-15.  
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Figure 3-15: Frequency dependent noise model of the multi-VT 4T temperature sensor 
 
Applying KCL at the two nodes, the following equations are obtained. 
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Eliminating V2 yields 
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Hence, V1 as a function of the noise sources can be expressed as 
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Rearranging the terms to be expressed as ratios yields 
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Although this expression is quite manageable, it is difficult to generate much insight into 
how the design variables in a circuit affect the output noise voltage since this expression 
involves correlated small-signal parameters.  In what follows, I will now focus on writing 
(3.48) in a way that provides more insight into the actual noise performance. 
Based on the design process of the temperature sensor, the current on each branch is 
set such that 
 2 4 1 3D Q D Q D Q D QI I MI MI= = =  (3.49) 
where M is the gain of the p-channel current mirror.  The currents can also be expressed in 
terms of Power and VDD: 
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The small-signal transconductance ratios can be expressed as: 
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22
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 (3.51) 
 3m3 4
m4
g 1= since 
g EB EB
V V
M
=  (3.52) 
Assuming that the gate-source capacitance of the devices, CGS , are the dominate contributors 
to  C1 and C2, we obtain the expressions 
 1 1 2GS GSC C C= +  (3.53) 
 2 3 4GS GSC C C= +  (3.54) 
Several small-signal expressions relating CGS, gm, and ωT are stated in (3.55) and (3.56). 
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The transition frequency of the transistor, ωT, is the frequency where the short-circuit 
current gain drops to unity and for a MOS transistor is the ratio of the transconductance gain 
to the gate-source capacitance.  This can be  expressed as 
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Substituting (3.51), (3.52), (3.58) and (3.59) into (3.48) yields 
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Although this expression may appear more complicated than (3.48), it provides more insight 
into how the design parameters affect the noise performance.  In the multi-VT temperature 
sensor of Figure 3-11, there are 8 degrees freedom that affect the noise performance, 
{W1,W2,W3,W4,L1,L2, L3, L4}.  In (3.60), the noise performance is alternately expressed in 
terms of the more convenient parameters {VEB1,VEB2,M,P,ωT1, ωT2, ωT3, ωT4,}. 
 Given a circuit that is comprised of k transistors, the power spectral density of the 
output voltage can be expressed as 
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where Ti is the transfer function from the ith noise current source to the voltage output and SPi 
is the power spectral density of the ith noise current source.   
Following the notation used in equation (3.61), the term multiplying each noise current is the 
transfer function from that current source to the output V1.  Denoting the transfer function 
from the kth noise source to V1 as Tk1(s), it follows that these transfer functions can be 
expressed as: 
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Rewriting terms 
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It can be observed that all transfer functions have a low-pass characteristic.  Though these 
transfer functions all have the same denominator polynomial, evaluation of the transfer 
functions depends upon four values of ωT which may differ from one design to the next.   
In an attempt to simplify the transfer functions a bit, a new approximate transfer 
function 1ˆ ( )kT s  is defined for each of the transfer functions 1( )kT s  by setting 
1 2 3 4T T T T Tω ω ω ω ω= = = =  in each of these transfer functions.  If the ωTk  values are close to 
each other and if ωT  is selected so that it is close to these values as well, then the 
approximate transfer functions 1ˆ ( )kT s  will not differ significantly from 1( )kT s .  If there are 
appreciable differences in the ωT  values, then the approximate transfer functions will differ 
somewhat from the actual transfer functions.   In the next section, the value of ωT  will be set 
to be the maximum of { 1ωT , 2ωT , 3Tω , 4ωT }.  The rationale of this selection of  ωT  is that the 
flicker noise will be modestly over estimated.  It thus follows by substituting s jω=  into 
(3.64) and (3.65), that the following complex  expressions are obtained: 
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Assuming all noise sources are independent (no correlation with each other), it now follows 
from (3.61) that the spectral density of the output voltage is given by the expression: 
 2 2 2 21 1 2 31 2 3 44( ( ( () ) ) )OUT S SS T j T j T jS Sj Tω ω ω ω= + + +  (3.68) 
And, the spectral density at the output can be approximated by the expression 
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The product of the transfer function magnitude squared and the corresponding noise spectral 
density represents the output-referred contribution due to each of the noise sources.  For 
notational convenience, the output referred contribution to the spectral density due to each 
noise source will be denoted as 1kS  and the approximate spectral densities as 1ˆkS . With 
this notation, it follows from (3.61) that the output spectral density is given by 
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and the approximate spectral density is given by 
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The approximate terms  11 21 31 41, , ,ˆ ˆ ˆ ˆS S S S  are given by   
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Up to this point, the spectral densities have been expressed in terms of the excess bias 
voltages, P, ωT, and M.  For analytical purposes, it may also be useful to express the spectral 
densities in terms of the actual design variables.  The relationship between the excess bias 
voltages and the W/L ratios is  
 2 1
1 2
1
2
=EB
EB
V W L
V MW L
 (3.76) 
Thus, in terms of the W/L ratios, M and P, the spectral densities of (3.72) – (3.75) can be 
expressed equivalently as:  
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 These expressions are then used to predict the noise performance of the circuit by 
evaluating the design parameters.  We will now bring to closure this noise analysis in the 
context of the multi-VT temperature sensor.  From (3.61), the spectral density of the output 
can be expressed as 
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and the approximate spectral density at the output is given by 
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∑  (3.82) 
From the derivations in Appendix 2B (2.58), (2.64), and (2.65), the RMS noise temperature 
is given by 
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From an extension of (2.54) and (2.55), the flicker and white RMS noise temperatures can be 
approximately expressed as 
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where fNCH is the highest of the noise corner frequencies and where fNCL is the lowest of the 
noise corner frequencies. 
 Since the pole frequencies of the transfer functions are typically somewhat higher 
than the noise corner frequencies, the lowpass transfer functions do not differ much from 
their dc values so the flicker noise temperature can be expressed as 
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Finally, the expressions in (3.83) – (3.86) can be simplified somewhat by replacing the 
transfer functions  1( )ωkT j  with the approximate transfer functions 1ˆ ( )ωkT j .  
 
ANALYTICAL AND SIMULATION RESULTS OF MULTI-VT 4T TEMPERATURE 
SENSOR 
The multi-VT 4T temperature sensor in Chapter 3 is used for the noise analysis.  The 
device sizes are shown in Table 3-2. 
Table 3-2: Transistors size for P-type reverse Widlar temperature sensor 
Transistor M1 M2 M3 M4 
Size (µm) 1
1
2 0.15
1
W
L
×
=  2
2
6 0.8
1
W
L
×
=  3
3
10 0.15
1
W
L
×
=  4
4
10 0.15
1
W
L
×
=  
 
The analytical noise expression is evaluated and compared with the simulation output 
from Cadence SPICE.  In the analytical analysis, the transfer function approximation was 
used where { }1 2 3 4max , , ,T T T T Tω ω ω ω ω=  where 2T Tfω π= .  In this design, the values for 
these parameters were 𝑓𝑇1 = 1.14 𝐺𝐻𝑧,    𝑓𝑇2 = 363 𝑀𝐻𝑧,𝑓𝑇3 = 338 𝑀𝐻𝑧 𝑎𝑛𝑑 𝑓𝑇4 =340 𝑀𝐻𝑧.   
The frequency domain noise output is shown in Figure 3-16. 
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Figure 3-16: Output noise power spectral density for multi-VT 4T temperature sensor 
 
From this analysis, it can be observed that the analytical approximations agree closely with 
the simulation results throughout the flicker noise region.  There is a modest difference in the 
thermal noise region but in this structure, the noise performance is dominated by the flicker 
noise. 
 The time-domain RMS noise temperature was obtained for different operating times, 
TOPP,  by taking the integral given in (3.83) of the output noise PSD from 1START
OPP
f T= to 
10MHz.  The parameter γ for this design was 𝛾 = 0.77𝑚𝑉/𝐾.  The integral was stopped at 
10MHz because the total noise contribution at higher frequencies is negligible since the filter 
rolls of the high-frequency thermal noise contributions above 10MHz.  Specifically, this 
integral was 
 ( )( )
OPP
OPP
10 4 2
1 i1 ,10MHzT 11
T
1T = S df
MHz
i
i
T jω
γ   = 
 
 
 
∑∫  (3.87) 
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 The time-domain noise performance plot is then obtained by taking the integral of the 
output noise PSD from 10MHz to range of frequencies corresponding to the equivalent time 
periods.  The results are shown in Figure 3-17. 
 
Figure 3-17: RMS noise temperature of the multi-VT 4T temperature sensor in time domain  
 
From the plots, it can be inferred that this implementation of the  multi-VT 4T temperature 
sensor will have a RMS noise temperature of 0.56°C over the period of 10 years.  This shows 
that the flicker noise is quite high for small feature size process and can significantly affect 
the temperature sensing performance (56% of 1°C error).  Hence, the transistors sizes cannot 
be too small if good accuracy is required and trade-offs between area and accuracy must be a 
part of the design strategy.   There are methods for mitigating the 1/f noise degradation with 
small device areas but they will not be discussed here. 
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CHAPTER 4 FULL DESIGN OF CASCODE MULTI-VT THRESHOLD BASED 
TEMPERATURE SENSOR 
4.1 INTRODUCTION 
Following the analysis from previous chapter, a full design example of a cascode multi-VT 
threshold based temperature sensor is presented.  The temperature sensor has been designed 
to operate in the temperature range from -20°C to 100°C.  The circuit is implemented in a 
digital 65nm process with multiple threshold devices.  The nominal supply voltage is 1.2V.  
Simulation results portraying the analog output voltage and temperature nonlinearity errors 
(INL) across the specified temperature range, noise performance, and the cascode self-
biasing DC loop test (appendix) are presented. 
 
4.2 DESIGN OF A CASCODE TEMPERATURE SENSOR 
Using the same design strategy as in the previous chapter, a 4-transistors multi-VT 
cell is first designed.  The initial goal is to obtain a stable operating point with all transistors 
operating in saturation – strong inversion, as well as to reach reasonable temperature sensing 
performance with a temperature INL that is less than 1°C.  Then, wide-swing cascoding is 
used to decrease the supply sensitivity.  The fully-cascoded multiple-VT temperature sensor 
is shown in Figure 4-1.  
The cascode transistors are sized to be slightly larger than the basic 4-transistors cell 
to provide optimum voltage headroom.  This is because for a fixed quiescent current level, 
108 
 
increasing the W/L ratio will decrease the excess-bias voltage, VEB, and thus reducing drain-
source voltage, VDSAT.   
The cascode transistors themselves are self-biased by bootstrapping off of the output 
nodes of the core sensor itself.  The self-biasing circuit is also shown in Figure 4-1.  
Bootstrapping of the bias generator introduces additional coupled feedback loops in the 
circuit as can be observed from the circuit of Figure 4-1.  Since additional feedback loops are 
formed, it is necessary to determine if additional stable equilibrium points are created so that 
startup circuits can be added, if needed. 
A systematic method for determining all possible operating points for the circuit is 
needed to determine if the circuit has multiple stable equilibrium points.  The problem of 
considering the coupled feedback loops could be avoided by biasing the cascode transistors 
with external bias generators but there appear to be benefits from both device count and a 
power dissipation viewpoint to use the self-bias approach.  A theoretical investigation of the 
equilibrium points for this structure based upon the “contraction principle” is discussed in 
Appendix 4.  In this investigation, a process is established for determining whether any 
specific implementation of this circuit has multiple equilibrium points.  This process requires 
a computer simulation for each implementation.  It is conjectured that start-up circuits are not 
needed for this self-biased structure but at this stage it can only be observed that all 
implementations that were considered do not require startup circuits. 
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Figure 4-1: Schematic of cascode temperature sensor with biasing transistors 
 
Table 4-1: Transistors size and type for cascode temperature sensor 
Transistor Size (µm) Type 
M1 1 1 2 0.15 1.5W L = ×  Nominal 1.2V NMOS 
M2 2 2 4 0.8 1.6W L = ×  High-VG 1.2V NMOS 
M3 3 3 4 2 0.15 1W L = × ×  Nominal 1.2V NMOS 
M4 4 4 4 2 0.15 1W L = × ×  Nominal 1.2V NMOS 
M5 5 5 4 4 0.15 1W L = × ×  Nominal 1.2V PMOS 
M6 6 6 4 4 0.15 1W L = × ×  Nominal 1.2V PMOS 
M7 7 7 5 4 0.15 1W L = × ×  Nominal 1.2V PMOS 
M8 8 8 5 4 0.15 1W L = × ×  Nominal 1.2V PMOS 
M9 9 9 0.15 0.6W L =  Nominal 1.2V PMOS 
M10 10 10 0.15 1W L =  Nominal 1.2V NMOS 
M11 11 11 2 4 0.15 0.5W L = × ×  Nominal 1.2V PMOS 
M12 12 12 0.8 6W L =  High-VG 1.2V NMOS 
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An implementation of this temperature sensor was made in the 65nm process.  In this 
design, the major emphasis was on demonstrating functionality of the temperature sensor 
rather than focusing on design optimality.  The transistor sizes used in this implementation 
are shown in Table 4-1.  Since the threshold voltages decrease with device length, l, long-
channel devices were used to keep the threshold voltage low thus preserving headroom.  The 
device sizes are relatively large for a 65nm process.  However, this may offer some benefits 
in noise performance, as discussed in the Appendix 3B.   
 
4.3 SIMULATION RESULTS 
It is shown by simulation in Appendix 4, using the contraction principle,  that this 
implementation has a single stable equilibrium point and thus does not require a startup 
circuit.  
 Simulation results showing the output voltage and the linearity error for TT as well as 
for  the four process corners are shown in Figure 4-2.   These simulation results are for three 
different supply voltages, the nominal supply voltage of 1.2V and for supply voltage 
variations of  ±10% above and below nominal.     
At TT, the nominal temperature coefficient is -0.944mV/°C.  This temperature 
coefficient ranges from -1mV/°C to -0.92mV/°C due to process variations at a fixed supply 
voltage and ranges from -0.943mV/°C to -0.946mV/°C at a fixed process corner (TT) as the 
supply varies between the high and low values.  Over a 120oC operating range, this would 
correspond to a temperature error of 
0.08 120 5.08
0.944 2process
omVT C
mV
∆ = • =  and 
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0.003 120 0.19
0.944 2supply
omVT C
mV
∆ = • = .  However, the slope error due to process variations in the 
slope can be calibrated out with a two-point calibration or significantly reduced with a batch 
calibration.   
 
(a)                                                   (b) 
Figure 4-2: Simulated cascode circuit (a) output voltage and (b) temperature error at different process corners and 
±10% variation over nominal VDD of 1.2V 
 
Simulation results show a worst-case slope variation with supply variations occurs at 
SF of 
0.008 120 0.52
0.924 2
omVT C
mV
∆ = • =  over a 120oC operating range.  Although this slope 
error cannot be calibrated out, it does not cause a significant loss in accuracy. 
The simulation results show a variation of approximately 190mV with process 
variations from FF to SS.  Although this would cause an error of approximately 
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190mV 191 C
0.994mV / C
= °
°
 if uncalibrated, this error can be eliminated with a single-point 
calibration.  At TT, the maximum output voltage variation is 0.414mV and with nominal 
temperature coefficient of -0.944mV/°C, it would cause additional temperature error of 0.44° 
C if VDD varies ±10% in real-time.  This is significantly less than the error that would be 
experienced without cascoding.  Although this error has been reduced, it remains a 
significant contributor to the overall temperature error budget.  More emphasis in the design 
on reducing this error by a factor of 4, in part in the basic 4-transistor cell, and in part in the 
cascode circuits, will likely prove effective.  If this error can be reduced by a factor of 4, it 
will not contribute significantly to the overall temperature error budget. 
It can be seen from Figure 4-2(b) that the maximum nonlinear error at typical 
conditions is 0.3511°C across the temperature range between -20°C and 100°C; while the 
worst-case maximum temperature error occurs at SF corner and low voltage, which is 
0.5461°C.  The INL performance of this circuit, based upon the models used in the simulator, 
is quite good. 
The simulated noise spectral density of this temperature sensor is shown in Figure 4-3.  
Since the cascode multi-VT structure composes of all transistors and is designed to operate at 
DC, 1/f noise is dominant and can introduce significant temperature error.  Findings from [27] 
show that deep-submicron processes such as the 65nm digital process can have significantly 
larger 1/f noise than larger feature size processes such as the 0.18µm process.  Hence, for the 
case of analog design in 65nm digital process, the transistors should be sized optimally large 
enough to keep the noise level down.   
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Figure 4-3: Cascode circuit noise simulation in frequency domain for low to high temperature range 
 
Figure 4-4 depicts the noise performance in the time domain.  These simulations 
show that when operating continuously at 100°C for 10 years, the noise in the cascode circuit 
will contribute a temperature error of approximately 0.4°C RMS.  This is also significant 
contributor to the overall temperature error budget.  Some reductions in this error can be 
obtained by increasing the lengths of the transistors in the sensor. 
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Figure 4-4: Cascode circuit noise simulation in time domain for low to high temperature range 
 
A summary to the overall simulated results appear in Table 4-2.  In its current 
implementation, the area is quite small and the power dissipation is very low. 
 
Table 4-2: Summary of performance for cascode multi-VT temperature sensor 
Specification Performance 
Process 65nm 
Voltage Supply 1.2V 
Temperature Range -20~100˚C 
Parameter Cascode Multi-VT 
Layout Estimated Area (μm2) 450 
Nominal power consumption (μW) 20.5 
Temperature Coefficient (mV/ ˚C) -0.944 
Max. Temp. INL (˚C) at Typical 0.351 
Max. Temp. INL (˚C) at Worst Case 0.546 
Supply Sensitivity over ±10% 
Variation at Typical (˚C) 
0.44 
Max. RMS Noise Temperature (˚C) 0.38 
 
115 
 
4.3.1 Comparison with recent integrated temperature sensors1 
Table 4-3: List of published temperature sensors and proposed temperature sensors 
Sensors 
Max 
Temperature 
Error (°C) 
Temperature 
Range (°C) 
Supply 
Sensitivity 
(°C/V) 
Layout Area 
(mm2) 
Power 
Consumption 
(µW) 
CMOS 
Process 
Thermal diode, 
Intel [5] ±8 40 – 110  n/a n/a n/a n/a 
Thermal diode, 
AMD [6] ±10 -55 – 85  n/a n/a 10 – 100  90nm 
PN junction based, 
PowerPC [28] ±4 with trim 10 – 100  n/a n/a n/a n/a 
PN junction based 
[29] 
0.1 (1 corner, 
3σ) -55 – 125  0.05 4.5 > 187.5 0.7µm 
PN junction based 
[30] 
0.2 (trimmed, 
3σ) -70 – 125  1.2 0.1 9.96 65nm 
PN junction based 
[31] <5 -10 – 110  n/a 0.02 1600 32nm 
Ring oscillator 
based [32] ~7 (corners) 40 – 150  n/a 
n/a  
(14 transistors) 25 45nm 
Ring oscillator 
based [33] -2.9 – +2.75  -40 – 110  n/a 0.0013 400 65nm 
TDC [24] -0.7 – +0.9  0 – 100  n/a 0.175 10 0.35µm 
CMOS threshold 
voltage based [23] -1 – 0.8  50 – 125  n/a 
50e-6  
(Needs external 
current mirror) 
25 90nm 
Previous Work 
[17] 0.05 (TT) -20 – 100  14.69 2e-4 93.6 0.18µm 
P-type 5T 0.052 (TT) -20 – 100  16.36 3.2e-4 30.6 0.18µm 
Master-Slave 
Hybrid [18] 0.2 (TT) -20 – 100  n/a 0.0108 
324 
(continuous) 0.18µm 
Multi-VT 4T High 
Temp 0.055 (TT) 100 – 150  49.62 5.4e-5 11.02 65nm 
Multi-VT Cascode 
High Temp 0.177 (TT) 100 – 150  1.36 9.6e-5 5.12 65nm 
Multi-VT Cascode 
Full Range 0.351 (TT) -20 – 100  1.83 4.5e-4 20.5 65nm 
1. Partial data compiled by [18] 
The key performances parameters of published temperature sensors are compared 
with the temperature sensors in Table 4-3.  It is somewhat difficult to make a fair comparison 
with other works since most authors do no discuss variations in performance with process, 
variations in performance with supply voltage, or variations in performance with device 
noise.  It is apparent, at least for the proposed temperature sensors, that these factors can be 
significant contributors to the overall temperature error budget. 
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With these qualifications, it can be observed that the proposed circuits have better 
temperature sensing accuracy compared with current on-die temperature sensors for thermal 
management in microprocessors [5] [6] [28] as well as temperature sensor of similar type 
[23].  While there is no direct comparison with smart temperature sensors with digital 
interface [29] [30] [31] [33] [24] [18], the very small area and high temperature linearity of 
the proposed multi-VT cascode temperature sensor make it very attractive as an analog 
temperature sensing front-end to be coupled with a temperature-to-digital converters.  Self-
referencing techniques with successive approximation comparison presented in [18] can be 
adapted to provide digital output for the proposed circuit. 
 
4.4 CONCLUSION 
A highly linear, small area, low voltage multi-VT based cascode temperature sensor has been 
proposed and implemented in a 1.2V 65nm digital process.  Exploiting the natively available 
multiple threshold transistors in the digital process, the proposed circuit manages has ample 
voltage headroom for low supply voltage operation as well as cascoding to significantly 
reduce the output voltage sensitivity due to supply variation.  In addition, since the proposed 
circuit only uses transistors operating in saturation and that it is simply two-inverters in a 
loop, it can be easily implemented in small feature size digital process with low supply 
voltages.  Given more time and effort, the proposed circuit can be further optimized to reduce 
power consumption and area without worsening the temperature sensing and noise 
performance.    
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APPENDIX 4  CASCODE SELF-BIASING DC LOOP TEST 
The proposed cascode multi-VT threshold extraction circuit employs a self-biasing 
scheme to generate the bias voltages for both of the n-channel and p-channel cascode 
transistor pairs.  The output node of the bottom n-channel transistor pair is mirrored out to 
bias the p-channel cascode transistor pair; while the output node of the top p-channel 
transistors pair is mirrored out to bias the n-channel cascode transistor pair.   
Although it has been shown that the basic 4-transistor multi-VT cell has one stable 
equilibrium point, the self-basing loops introduced in the cascode version of the circuit raise 
concerns about whether the overall circuit has multiple stable equilibrium points.  The 
concerns about multiple stable equilibrium points in the temperature sensors have been 
addressed in Chapters 2, 3, and 4 where the temperature sensor circuits all have a single 
feedback loop.  In the analog circuit design community, there is an awareness that multiple 
stable equilibrium points in circuits with a feedback loop may exist and circuit modifications 
that are typically termed “start-up circuits” are regularly used to eliminate undesired stable 
equilibrium points if they exist.  But though there is awareness, there is little if any formal 
discussion in the literature about how to actually determine if a start-up circuit is needed and 
ad hoc solutions are invariably used to address these problems.  The concept of breaking the 
feedback loop and observing the number of intersection points of the loop gain with the unity 
loop gain line that was discussed in previous chapters of this thesis is one of the first formal 
approaches to addressing the issue of multiple stable equilibrium points in the analog design 
community.  In the circuits considered in this thesis, the loop was broken at a point where the 
dc input impedance to the open-loop structure was infinite and this eliminated errors that 
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would be introduced if the dc loading was perturbed by breaking the loop.  But a direct 
extension of this approach to arbitrary circuits that have two or more feedback loops does not 
appear to be straightforward. 
The issue of potentially multiple stable equilibrium points in nonlinear systems with 
multiple feedback loops has been formally addressed by the nonlinear control systems 
community.  A well-known method for determining whether such a system has a single 
stable equilibrium point is based upon the contraction mapping.  In this appendix the 
contraction mapping approach will be adapted to nonlinear analog circuits that have two or 
more feedback loops. 
CONTRACTION MAPPING PRINCIPLE 
The contraction approach is based upon a Mathematical theorem proposed by Stefan 
Banach in 1922, known as the “Banach fixed point theorem” or commonly as the 
“contraction mapping principle” [34].  This theorem, as stated in [35], is: 
Theorem 1.1. Let (𝑿,𝑑) be a complete metric space and 𝑓:𝑿 → 𝑿 be a map such 
that 𝑑�𝑓(𝑥),𝑓(𝑥′)� ≤ 𝑐𝑑(𝑥, 𝑥′) for some 0 ≤ 𝑐 < 1 and all 𝑥  and 𝑥′  in 𝑿. Then 𝑓 
has a unique fixed point in 𝑿.  Moreover, for any 𝑥0 ∈ 𝑿 the sequence of iterates 
𝑥0, 𝑓(𝑥0),𝑓�𝑓(𝑥0)�, … converges to the fixed point of 𝑓.  
When 𝑑�𝑓(𝑥),𝑓(𝑥′)� ≤ 𝑐𝑑(𝑥, 𝑥′) for some 0 ≤ 𝑐 < 1 and all 𝑥 and 𝑥′  in 𝑿, 
𝑓 is called a contraction.  A contraction shrinks distances by a uniform factor 𝑐 less 
than 1 for all pairs. 
 With this notation, the theorem can be more succinctly stated as 
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Theorem Let (𝑿,𝑑)  be a complete metric space and 𝑓:𝑿 → 𝑿  be a contraction 
mapping.  Then 𝑓 has a unique fixed point, xF, in 𝑿  and for any 𝑥0 ∈ 𝐗 the sequence 
of iterates 𝑥0, 𝑓(𝑥0),𝑓�𝑓(𝑥0)�, … converges to xF.  
 
CIRCUIT LOOP ANALYSIS 
 The self-biased fully cascoded temperature sensor is repeated in Figure 4-5.  The 
nodes VbC and Vo have been marked with “X”.  All feedback loops can be broken by 
making breaks at these two nodes and this is the minimal number of break nodes that are 
required to break all feedback loops. 
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Figure 4-5: Full cascoded temperature sensor of Figure 4-1 
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After breaking the loops at two nodes, we can designate an input and an output 
voltage at each of the broken nodes.  These are denoted by the pairs (VoP, ViP) and (Vo, Vi) as 
shown in Figure 4-6.  Of course, during normal operation we have VoP=ViP and Vo=Vi.  Note 
that by breaking the loops at these two nodes, the dc input impedances seen at both ViP and 
Vi are ideally infinite.  Thus breaking the loop does not alter the loading on the output nodes 
VoP and Vo.   
M6
M3
M1
M5
M4
VDD
VSS
M11
M12
M9
M10 M2
M7 M8
VbP
VbN
VoP
Vo
VbP
ViP
Cascode Bias
VbN
Cascode Bias
M2 and M12 
are high VT 
device
Vi
 
Figure 4-6: Fully cascoded temperature Sensor with all feedback loops broken 
 
Define the relationship between the inputs and outputs in this nonlinear circuit by the 
function 𝑓 and designated as �
𝑉𝑜
𝑉𝑜𝑃
� = 𝑓 � 𝑉𝑖𝑉𝑖𝑃�.  The function 𝑓 is a mapping  𝑓:𝑽 → 𝑽 where 
𝑽 ∈ ℝ2.  Thus the function 𝑓 defines a mapping from the metric space ℝ2  onto the metric 
space ℝ2 with the metric being the Euclidian metric.  In accordance with the Contraction 
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Mapping Principle stated above, the circuit will have a unique operating point for Vo and VoP 
if 𝑓 is a contraction mapping.  And, if 𝑓 is a contraction mapping, then for any initial iterate, 
the sequence defined by �
𝑉𝑖(𝑘+1)
𝑉𝑖𝑃(𝑘+1)� = 𝑓 � 𝑉𝑖(𝑘)𝑉𝑖𝑃(𝑘)�  converges to a point designated as  
�
𝑉𝑖
𝑉𝑖𝑃
�
∗
and this is the stable equilibrium operating point of the circuit. This can be 
alternatively and equivalently stated that if 𝑓 is a contraction mapping, then the circuit will 
have a single stable equilibrium point.   
 At this point, I will not prove that 𝑓 is a contraction mapping.  Alternatively, I will 
develop a contraction process that is suitable for computer simulations that can be used to 
show that a circuit with multiple feedback loops has a single stable equilibrium point.  This 
process will be based upon a contraction of the input domain that contains all stable 
equilibrium points with the recognition that if this domain contracts to a single point, than the 
circuit will have a single stable equilibrium point.  This process will be developed 
specifically to show that the self-biased cascoded temperature sensor with two break points 
has a single stable equilibrium point but it can be extended to show that circuits that require a 
single break point or that have multiple break points also have a single stable equilibrium 
point.  This contraction process will provide sufficient but not necessary conditions for 
showing that a circuit has a single stable equilibrium point. 
 
DOMAIN CONTRACTION MAPPING 
 Define the two-dimensional rectangular region R0 to be a region that bounds all 
possible output voltages for the circuit obtained by breaking all feedback loops as 
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constrained by the supply voltages for the circuit.  Let the set E be the set of equilibrium 
points.  E is comprised of both the stable and unstable equilibrium points of the circuit.   If 
the circuit has a single stable equilibrium point, the set E will contain a single point.  Define 
A0 to be the region spanned by the output of the circuit for any input in R0.  Define the 
rectangle R1 to be a rectangular region that includes A0 as a subset.   Mathematically, 
𝑨0 =  𝑓(𝑹0).  The region A0 is a subset of R0 (𝑨0 ⊂ 𝑹0) and the rectangle R1 can be selected 
so that is also a subset of R0 (𝑹1 ⊂ 𝑹0).  It can be observed that all equilibrium points are 
elements of both R0 and A0 and hence all equilibrium points are elements of R1 (𝑬 ⊂ 𝑹1).  
This process can be recursively extended.  Define the region Ak to be the region spanned by 
the output of the circuit for any input in Rk and define the rectangle Rk+1 to be a rectangular 
region that includes Ak as a subset and that is also a subset of Rk.  It follows that E is also a 
subset of Rk+1.    Mathematically, this can be written as 
 ( )k kf=A R  (4.1) 
 1k k+⊂A R  (4.2) 
 1k+⊂E R  (4.3) 
With this process, a sequence of contracting rectangles is obtained, R0, R1, … with the 
properties that  
 0 1 2.... ....k⊃ ⊃ ⊃R R R R  (4.4) 
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The limit of this sequence of rectangles can be defined to be R∞.  Since E is a subset of each 
Rk, E is also a subset of R∞.  We can summarize the results of this development which 
constitutes the proof of the following theorem. 
Theorem: If R0 is a rectangle that bounds all possible output voltages for a circuit with 
two feedback loop break points as constrained by the supply voltages and <Rk> is a 
contracting sequence of rectangles that satisfies the relationship 𝑹𝑘+1 ⊂ 𝑓(𝑹𝑘) for all 𝑘 ≥ 0  
with 𝑹∞ = lim𝑘→∞ < 𝑹𝑘 >,  then if R∞ is a point, the feedback circuit will have a single 
stable equilibrium point and this operating is R∞.   
Note that in the development of this theorem, the only restrictions that were placed on 
the bounding rectangles were that 1k k+⊂A R  and 1k k+ ⊂R R .  If the rectangles that satisfy 
this relationship are too large, it may take a large number of steps to obtain convergence or 
the sequence may converge to a region, not to a single point, even if the circuit has a single 
stable equilibrium point.  For example, each Rk could be simply R0 and this sequence of 
rectangles does not contract.  So, it is often advantageous to define the rectangles in this 
sequence so that they are the smallest or nearly the smallest rectangles that includes Ak.  It 
should also be noted that this theorem states a sufficient but not a necessary condition for 
showing that a system has a single stable equilibrium point.  For example, it is conjectured 
that there are circuits where even a set of minimum-sized rectangles will not converge to a 
single point even if the circuit contains a single stable equilibrium point.  This algorithm 
could also be modified to identify multiple stable or even unstable equilibrium points.  This 
modification would include provisions for separating Ak into disjoint regions, each of which 
contain an equilibrium point, and creating multiple sequences of bounding rectangles where 
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each sequence corresponds to a single equilibrium point.  None of these issues, however, are 
germane to using this theorem to show that the circuit of Figure 4-5 has a single stable 
equilibrium point.     
 This algorithm and correspondingly this theorem will now be applied to the circuit of 
Figure 4-5.   
i. Define the rectangle R0 to be  [0,𝑉𝐷𝐷]2 .  This serves as a bound for the output range 
for (Vo, VoP). 
ii. Perform a two-dimensional raster-scan input sweep over R0 to obtain A0=f(R0). 
iii. Bound the output datapoints (A0) by the minimum-sized rectangular boundary 
obtained from the finite set of data obtained with the raster-scan input sweep. 
iv. Iterate the process until the sequence of rectangles converges to a very small 
rectangle which will define the resolution of the equilibrium point for the circuit. 
 Based on the test configuration as shown in Figure 4-6, the procedures to the two-
dimensional raster-scan input sweep performed in Cadence Virtuoso are as follows: 
1. Create two copies of the cascode temperature sensor circuit. 
a. On the first circuit, sweep Vi while making finite number of steps of ViP. 
b. On the second circuit, sweep ViP while making a finite number of steps of Vi. 
c. These sweeps are bounded by the rectangle Rk where R0 is [0,𝑉𝐷𝐷]2 .   
2. Determine a rectangular boundary of the output voltages Vo and VoP for the current 
iteration.  Set the boundary maximum and minimum values to be the sweep range for 
Vi and ViP on the next iteration, i.e. ( ) ( ) [ ] 1min ,max , kko o iLo iHiV V V V +→    and 
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( ) ( ) [ ] 1min , max ,DD oP oP i kk PLo iPHiV V V V V +− →   .  The VDD reference chosen for the 
sweeping voltage source ViP is simply for convenience and the resulting output will 
be processed to maintain consistency with all points. 
SIMULATION RESULTS 
Simulation results for the circuit of Figure 4-6 will be presented here for five iterations.  
After five iterations, the bounding rectangle is quite small so this serves as a practical 
stopping point and allows us to draw the conclusion that the circuit has a single stable 
equilibrium point.   
Simulation results for the first step in the iteration process are shown in Figure 4-7.  
In the left part of the figure, Vo vs Vi is shown for several different values of ViP.  From these 
results it can be seen that Vo is bounded below by 0.23V and bounded above by 0.749V.  
Note that this range on the output of 0.519V is considerably less than the range of 1.2V on 
the inputs Vi and ViP.  Thus in this first step in the iteration process a contraction in the 
output range of V0 can be observed.  The corresponding results for ViP and VoP are shown in 
the right part of the figure.  Strictly for convenience, this simulation was run with ViP 
referenced to VDD and the simulation results for VoP are presented with respect to VDD-ViP on 
the horizontal axis.  For the (VDD-ViP)/VoP pair, the output range is constrained to the interval 
[0.460V, 1.125V], which corresponds to the VoP interval of [0.075V, 0.74V].  Thus VoP is 
bounded below by 0.075V and bounded above by 0.74V.  This range of 0.665V is also 
considerably less than the range of 1.2V on the inputs Vi and ViP.  Thus in this first step in 
the iteration process, a contraction in the output range of VoP can also be observed.  The 
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rectangular region defined by 0.23V<Vi<0.749V and 0.075<ViP<0.74V will serve as the 
input rectangle for the second step in the iteration process.   
 
Run 0 
 
Figure 4-7: Run 0 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) 
 
 Simulation results for the second step in the iteration process are shown in Figure 4-8.  
For the Vi/Vo pair, the Vo voltage is constrained to the interval [0.386V, 0.647V] and this 
will bound the Vi component of the rectangle for the third step in the iteration process. For 
the (VDD-ViP)/VoP pair, the output range is constrained to the interval [0.613V, 0.940V] 
which corresponds to the VoP interval of [0.260V, 0.587V].  This will bound the VoP 
component of the rectangle for the third step in the iteration process.  Thus additional 
contraction of the rectangle has occurred at the second step in the iteration process. 
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Run 1 
 
Figure 4-8: Run 1 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) 
 
Simulation results for the next four steps in the iteration process are shown in Figure 4-9, 
Figure 4-10, Figure 4-11, and Figure 4-12.  The voltage Vo at each subsequent step in the 
iteration process has continued to contract with the output ranges being successively 
constrained by the intervals [0.509V, 0.620V], [0.567V, 0.612V], [0.590V, 0.609V], and 
[0.599V, 0.606V].  Correspondingly, the voltage VoP at each subsequent step in the iteration 
process has continued to contract with the output ranges being successively constrained by 
the intervals [0.393V, 0.539V], [0.446V, 0.524V], [0.495V, 0.520V], and [0.508V, 0.518V].  
 
Run 2 
 
Figure 4-9: Run 2 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) 
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Run 3 
 
Figure 4-10: Run 3 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) 
 
Run 4 
 
Figure 4-11: Run 4 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) 
 
Run 5 
 
Figure 4-12: Run 5 simulation results, Vi/Vo (left) and (VDD-ViP)/VoP (right) 
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The iteration process was stopped after Run 5.  After these five steps, the rectangular 
region that bounds all equilibrium points is quite small.  Though not shown in the simulations 
presented in this thesis, the boundaries on the rectangle will continue to contract and will 
approach a point in the limit as the number of iterations approaches infinity.   
The regions corresponding to the outputs Vo and VoP with the successive rectangular 
input regions are shown respectively in Figure 4-13 and Figure 4-14.  Although the input was 
rectangular range at each step in the iteration, the region spanned by the output is far from 
rectangular for the output VoP.  Regardless, the contraction in the output regions which 
corresponds to the regions denoted by the Ak’s above should be apparent from these plots. 
 
Figure 4-13: ViP vs Vi Map for 6 iterations 
 
Since the rectangular regions that bound the outputs are contracting and since they 
will continue to contract in the limit to a single point as the number of iterations go to infinity, 
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it can be concluded that the cascoded self-biased circuit has only one stable equilibrium point. 
Since there is a single stable equilibrium point, it follows that the circuit does not require a 
start-up circuit to guarantee proper operation.   
 
Figure 4-14: VoP vs Vo Map for 6 iterations 
 
 
In summary, a method has been introduced for identifying equilibrium points in a 
circuit that has more than one feedback loop.  It is based upon an iterative contraction 
procedure that is suitable for computer simulation which provides sufficient but not 
necessary conditions for determining the equilibrium points in multiple feedback-loop 
circuits.   This method has been used to show that the specific implementation of the cascode 
self-biasing temperature sensor introduced in this thesis has a single stable equilibrium point.  
It is conjectured that this iterative procedure will be useful for identifying the location of 
equilibrium points in other multiple feedback-loop circuits as well.    
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CHAPTER 5 CONCLUSIONS AND FUTURE WORK 
 This work focuses on the analysis and synthesis of a multiple-VT based threshold 
voltage extraction circuit for temperature sensing application.  Built upon the fundamentals 
of Widlar and reverse Widlar CMOS reference generator circuit, the circuit senses 
temperature through the direct expression of the MOS threshold voltages, which are modeled 
to be linear with temperature [19].  While the reverse Widlar based temperature sensors are 
capable of achieving output voltages which are highly linear with respect to temperature, the 
relatively large voltage headroom requirement severely limits their performance and the 
effectiveness of cascoding under low supply voltages.  Thus, the multi-VT transistors cell 
structure was proposed to address the voltage headroom issue and to significantly improve 
the VDD sensitivity while providing good temperature sensing performance. 
 The basis of the multi-VT circuit is to exploit the natively available multiple 
threshold voltages devices in a digital deep submicron CMOS process.  In comparison to the 
recent pn-junction based temperature sensors, it is found that the CMOS bipolar transistors’ 
(BJT) effective gain is severely reduced (reaching unity) in deep submicron CMOS process 
[30].  As a result, CMOS BJT becomes less attractive and non-trivial to implement as the 
process feature size goes smaller.  On the other hand, the proposed circuit utilizes only 
transistors operating in saturation region and its fundamental structure is simply 2-inverters 
in a loop.  Hence, it is well suited for implementation in small feature size digital process 
with low supply voltage. 
 To demonstrate the claimed advantages of the proposed circuit, a multi-VT based 
cascode temperature sensor is implemented in 1.2V 65nm digital process.  The temperature 
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sensor, through simulated results, is capable of sensing temperature in the range between -
20˚C to 100 ˚C with maximum temperature INL of 0.351˚C at typical corner.  At the nominal 
temperature coefficient of -0.944mV/˚C, the maximum temperature error due to ±10% 
supply variation is only 0.44˚C.  Let the total temperature error to be the sum of absolute 
maximum temperature INL and temperature error due to ±10% supply variation.  Then, the 
total temperature error affecting the proposed circuit under typical condition is 0.791˚C (less 
than 1˚C).  The maximum RMS temperature error due to noise over a period of 10 years is 
found to be 0.38˚C. 
 A unique feature of this work is showing that the proposed circuit has only 1 stable 
equilibrium point.  Viewing the 4-transistors basis cell as 2 inverters in a loop and evaluating 
its DC transfer characteristics allow clear interpretation if the circuit has multiple stable 
equilibrium points.  The results for the multi-VT 4-transistors cell indicate that it has only 1 
stable equilibrium point and does not require a startup circuit.  This is a big advantage 
because eliminating the startup circuit can save more area and potentially reduce the overall 
power consumption.  When the multi-VT circuit is cascoded, self-biasing scheme is used to 
bias the cascode transistors, introducing extra loops and risks of the circuit having multiple 
stable equilibrium points.  Using the iterative process similar to the idea of the Contraction 
Mapping Principle, the transfer characteristics of the cascode circuit were obtained.  The 
results show that the specific implementation of the cascode circuit introduced in this thesis 
has a single stable equilibrium point and hence it does not require a startup circuit. 
 The multi-VT circuit structure is recognized to have potential to serve as reference 
generators in low-voltage deep-submicron digital process.  The exploitation of multiple 
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threshold devices can be further expanded to realize new classes of analog circuits.  As for 
the proposed temperature sensor design, more effort can be put to optimize the key 
performance parameters using the analysis done in this work.  An efficient scheme for 
temperature-to-digital conversion can be implemented with the proposed circuit as the analog 
front-end to create a smart temperature sensor. 
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